Contribution to a conference proceedings/Contribution to a book PUBDB-2026-00778

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png
Bit Level Data Unpacking Using Heterogeneous Architecture Setups

 ;  ;  ;  ;

2026
Springer Nature Switzerland Cham
ISBN: 978-3-032-29921-5, 978-3-032-29912-3 (electronic)

Computational Science – ICCS 2026 Workshops / Paszynski, Maciej (Editor) [https://orcid.org/0000-0001-7766-6052] ; Cham : Springer Nature Switzerland, 2026, Chapter 43 ; ISSN: 0302-9743=1611-3349 ; ISBN: 978-3-032-29911-6=978-3-032-29912-3 ; doi:10.1007/978-3-032-29912-3
26th International Conference on Computational Science, ICCS2026, HamburgHamburg, Germany, 29 Jun 2026 - 1 Jul 20262026-06-292026-07-01
Cham : Springer Nature Switzerland, Lecture Notes in Computer Science 16786, : 1st, 13 () [10.1007/978-3-032-29912-3_43]  GO

This record in other databases:  

Please use a persistent id in citations: doi:

Abstract: Modern high-performance computing centers increasingly opt for heterogeneous system designs, integrating general-purpose computing cores with accelerators, to deliver high computing performance and high efficiency. Scientific computing codes need to adapt to this change in cluster architecture, which introduces the challenge of hardware portability. In the following, we introduce a hardware portable code for the implementation of a data unpacking algorithm, a key part of the data processing system for particle detector readout systems, in the environment provided by the C++ abstraction framework with the header-only Alapka library. This concept has great relevance for the international high-energy physics research at CERN, where different computer accelerators from diverse vendors are used. This code is portable to CUDA, HIP, OpenMP, and serial code, requiring no tailoring to a specific platform. We validate the approach using the high-throughput data processing requirements of the CMS experiment at CERN and verify the conservative, lossless nature of the given data unpacking procedure. The performance improvement using heterogeneous hardware exceeds 32 times in average throughput for the single-threaded case.


Contributing Institute(s):
  1. LHC/CMS Experiment (CMS)
  2. Informationstechnologie (IT)
Research Program(s):
  1. 6G9 - IDAF (DESY) (POF4-6G9) (POF4-6G9)
Experiment(s):
  1. LHC: CMS

Appears in the scientific report 2026
Database coverage:
NationallizenzNationallizenz ; SCOPUS
Click to display QR Code for this record

The record appears in these collections:
Private Collections > >DESY > >FH > >IT > IT
Private Collections > >DESY > >FH > CMS
Document types > Events > Contributions to a conference proceedings
Document types > Books > Contribution to a book
Public records
Publications database

 Record created 2026-02-18, last modified 2026-07-22


Restricted:
Bit_Level_Data_Unpacking_Using_Heterogeneous_Architecture_Setups - Download fulltext PDF Download fulltext PDF (PDFA)
ICCS_2026 - Download fulltext PDF Download fulltext PDF (PDFA)
(additional files)
External link:
Download fulltextFulltext
Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)