TY  - CONF
AU  - Lonardo, Alessandro
AU  - Ameli, Fabrizio
AU  - Ammendola, Roberto
AU  - Biagioni, Andrea
AU  - Cotta Ramusino, Angelo
AU  - Fiorini, Massimiliano
AU  - Frezza, Ottorino
AU  - Lamanna, Gianluca
AU  - Lo Cicero, Francesca
AU  - Martinelli, Michele
AU  - Neri, Ilaria
AU  - Paolucci, Pier Stanislao
AU  - Pastorelli, Elena
AU  - Pontisso, Luca
AU  - Rossetti, Davide
AU  - Simeone, Francesco
AU  - Simula, Francesco
AU  - Sozzi, Marco
AU  - Tosoratto, Laura
AU  - Vicini, Piero
TI  - A FPGA-based Network Interface Card with GPUDirect enabling realtime GPU computing in HEP experiments
IS  - DESY-PROC-2014-05
CY  - Hamburg
PB  - Deutsches Elektronen-Synchrotron, DESY
M1  - PUBDB-2015-05333
M1  - DESY-PROC-2014-05
SP  - 86-91
PY  - 2015
AB  - The capability of processing high bandwidth data streams in real-time is a computational requirement common to many High Energy Physics experiments. Keeping the latency of the data transport tasks under control is essential in order to meet this requirement. We present NaNet, a FPGA-based PCIe Network Interface Card design featuring Remote Direct Memory Access towards CPU and GPU memories plus a transport protocol offload module characterized by cycle-accurate upper-bound handling. The combination of these two features allows to relieve almost entirely the OS and the application from data tranfer management, minimizing the unavoidable jitter effects associated to OS process scheduling. The design currently supports one GbE (1000Base-T) and three custom 34 Gbps APElink I/O channels, but four-channels 10GbE (10Base-R) and 2.5 Gbps deterministic latency KM3link versions are being implemented. Two use cases of NaNet will be discussed: the GPU-based low level trigger for the RICH detector in the NA62 experiment and the on- /off-shore data acquisition for the KM3Net-IT underwater neutrino telesco
T2  - GPU Computing in High-Energy Physics
CY  - 10 Sep 2014 - 12 Sep 2014, Pisa (Italy)
Y2  - 10 Sep 2014 - 12 Sep 2014
M2  - Pisa, Italy
KW  - computer: network (INSPIRE)
KW  - trigger (INSPIRE)
KW  - NA62 (INSPIRE)
KW  - RICH (INSPIRE)
KW  - FPGA (INSPIRE)
KW  - data management (INSPIRE)
KW  - microprocessor (INSPIRE)
KW  - multiprocessor: graphics (INSPIRE)
KW  - electronics: design (INSPIRE)
KW  - electronics: communications (INSPIRE)
KW  - KM3NeT (INSPIRE)
LB  - PUB:(DE-HGF)8 ; PUB:(DE-HGF)15
DO  - DOI:10.3204/DESY-PROC-2014-05/16
UR  - https://bib-pubdb1.desy.de/record/291332
ER  -