

# 5 Experiences and Lessons Learned from the 6 End-of-Substructure card production of the ATLAS ITk 7 Strip Upgrade

---

8 L. Bauckhage,<sup>a,b,1</sup> A. L. Boebel,<sup>a</sup> H. Ceslik,<sup>a</sup> M. Dam,<sup>d</sup> A. da Silva,<sup>a</sup> S. Diez Cornell,<sup>a</sup> C.  
9 M. Garvey,<sup>c</sup> R. S. Gottfredsen,<sup>d</sup> P. Göttlicher,<sup>a</sup> I. M. Gregor,<sup>a,b</sup> J. M. Keaveney,<sup>c</sup> A.  
10 Palmelund,<sup>d</sup> S. Ruiz Daza,<sup>a,b</sup> S. Schmitt,<sup>a</sup> M. Stanitzki,<sup>a</sup> L. R. Strom<sup>a</sup>

11 <sup>a</sup>*Deutsches Elektronen-Synchrotron DESY,*  
12 *Germany*

13 <sup>b</sup>*Physikalisches Institut, University of Bonn,*  
14 *Nußallee 12, 53115 Bonn, Germany*

15 <sup>c</sup>*Department of Physics, University of Cape Town,*  
16 *Rondebosch, Cape Town 7700, South Africa*

17 <sup>d</sup>*Niels Bohr Institute, University of Copenhagen*  
18 *Blegdamsvej 17, 2100 København, Denmark*

19 *E-mail:* [lukas.bauckhage@desy.de](mailto:lukas.bauckhage@desy.de)

20 **ABSTRACT:** The silicon tracker of the ATLAS experiment will be upgraded for the upcoming High-  
21 Luminosity Upgrade of the LHC. The main building blocks of the new strip tracker are modules that  
22 consist of silicon sensors and hybrid PCBs hosting the read-out ASICs. The modules are mounted  
23 on rigid carbon-fiber substructures, known as staves in the central barrel region and petals in the  
24 end-cap regions, that provide common services to all the modules. At the end of each stave or petal  
25 side, a so-called End-of-Substructure (EoS) card facilitates the transfer of data, power, and control  
26 signals between the modules and the off-detector systems. The EoS connects up to 28 data lines  
27 to one or two lpGBT chips that provide data serialization and uses a  $10\text{ Gbit s}^{-1}$  versatile optical  
28 link to transmit signals to the off-detector systems. To meet the tight integration requirements in  
29 the detector, several different EoS card designs are needed. The power to the EoS is provided  
30 by a dedicated dual-stage DC-DC package providing 2.5 V and 1.2 V to the EoS cards. As the  
31 EoS production of almost 2000 EoS cards and accompanying DC-DC converters is getting close to  
32 completion, the production experience including detailed QC statistics and design validation (QA)  
33 results is reported on.

34 **KEYWORDS:** Electronic detector readout concepts (solid-state); Front-end electronics for detector  
35 readout

---

<sup>1</sup>Corresponding author.

---

## 36 Contents

37	<b>1 Introduction</b>	<b>1</b>
38	<b>2 Design of EoS cards</b>	<b>1</b>
39	<b>3 Quality Control Procedure</b>	<b>2</b>
40	<b>4 Production and QC Status</b>	<b>3</b>
41	<b>5 QC Results</b>	<b>3</b>
42	5.1 FEC Errors	3
43	5.2 Startup in Cold	4
44	<b>6 Summary and Outlook</b>	<b>4</b>

---


## 45 1 Introduction

46 The ATLAS Experiment at the Large Hadron Collider (LHC) [1] at CERN is preparing for the  
47 High-Luminosity LHC (HL-LHC) upgrade planned for the LS3 phase 2026-2028. The increased  
48 pile-up and radiation levels at the HL-LHC require a complete replacement of the current Inner  
49 Detector (ID) with a new Inner Tracker (ITk) [2]. Part of it is a silicon microstrip (ITk Strip)  
50 detector, that will be installed in the central barrel and end-cap regions of the ATLAS detector.  
51 End-of-Substructure (EoS) cards are used to connect the module front-end electronics to the off-  
52 detector systems [3]. Approximately 2000 EoS cards are produced and undergo a detailed quality  
53 control procedure. In section 2 the design of the EoS cards is described. The QC procedure is  
54 described in section 3. In section 4 the current production and QC status is reported and a selection  
55 of recent QC results are discussed in section 5.


## 56 2 Design of EoS cards

57 The ATLAS ITk pixel and barrel and endcap strip detectors are illustrated in figure 1. The ITk  
58 Strip detector consists of staves in the barrel and petals in the endcap regions, housing modules  
59 with silicon sensors and readout ASICs and an EoS card glued on the end of each substructure [4].  
60 The EoS cards are designed to transfer data, power, and control signals between the modules and  
61 the off-detector systems.

62 Figure 2 gives an overview of the functional components of an EoS card. The EoS card  
63 connects up to 28 data streams at  $640 \text{ Mbit s}^{-1}$  from the modules to the eLinks of one or two  
64 low-power Gigabit Transceivers (lpGBT) [5], radiation-hard ASICs developed at CERN. These are  
65 multiplexed to  $10 \text{ Gbit s}^{-1}$  signals and converted to optical signals by Versatile Link Plus (VL+)



**Figure 1.** The ATLAS ITk detector overview (left) [2] and detailed view of petal and stave substructures with the positions of EoS cards marked (right).



**Figure 2.** Diagram of components of an EoS card.

Transceivers (VTRx+) [6]. Clock and Control signals from off-detector systems are received via a  $2.5 \text{ Gbit s}^{-1}$  optical fiber. One of the EoS cards is equipped with a dual-stage DC-DC converter that provides 2.5 V and 1.2 V to both EoS cards. Further details on the design of the EoS cards can be found in [7].

### 3 Quality Control Procedure




**Figure 3.** Test setups used for QC. Left: Climate chamber with rack of 24 EoS cards. Center: HV test setup. Right: Needle probe for electrical and optical connection tests.

The EoS cards undergo a detailed QC procedure to ensure their functionality and reliability. A failure can affect the performance of an entire stave or petal. The QC procedure includes tests of the PCBs using customer testcoupons (CTC) before PCB population, optical and flying probe tests at the production workshop, 3D X-ray imaging of the IpGBT ballgrid arrays (BGA) and four testbenches testing the fully assembled EoS cards. Pictures of the last three testbenches are shown in figure 3. In the first testbench, optical images and infrared (IR) images of the IpGBT and VTRx+

during operation are taken. Bending of cards is identified by flatness measurements and basic electrical tests are performed. The second testbench can test up to 24 EoS cards on a rack in a climate chamber. Full function tests are performed during ten cycles at  $-35^{\circ}\text{C}$  and  $25^{\circ}\text{C}$ . The third testbench ramps up the voltage on every HV line separately to 1.1 kV and measures the leakage current. The fourth testbench is a needle probe connected to a FPGA that sends and receives data to and from the EoS card via the VTRx+ and dedicated test pads close to the bond pads connecting the eLinks to the bustape. Bit-Error-Rate-Tests (BERT) are performed on all eLinks and eye diagrams are recorded on the  $10\text{ Gbit s}^{-1}$  up-link and the  $2.5\text{ Gbit s}^{-1}$  down-links. The FPGA counts the frame errors on the  $10\text{ Gbit s}^{-1}$  up-links via the Cyclic Redundancy Check (CRC) checksum and the lpGBT has a counter for forward-error corrections (FEC) used to compensate bit-flips in the datastream from off-detector to lpGBT on the  $2.5\text{ Gbit s}^{-1}$  down-link.

## 4 Production and QC Status




**Figure 4.** EoS card production and QC status (left) and encountered failure types (right).

The current status of the EoS card production and QC is summarized in figure 4. The PCB production is almost complete and the population of 2/3 of all EoS cards is done. More than a third of all EoS cards have undergone the full QC so far. However, more than 5 % of all tested EoS cards have failed the QC and 8 % are marked for "evaluation" for different, less critical reasons. Among the most common failure types are, besides handling errors and PCB issues found during the CTC tests, FEC errors and problems of the lpGBT starting up at low temperatures ("cold failure").

## 5 QC Results

### 5.1 FEC Errors

During the BERT tests in the fourth testbench, some EoS cards show a non-zero FEC counter. These are correlated to asymmetric eye diagrams as shown for three examples in figure 5. The eye diagrams of the EoS cards with FEC errors show asymmetric amplitudes to both very high or very low values. These errors are related to an internal DC-offset of the receiver circuit within the lpGBT.



**Figure 5.** Eye diagrams of a fully functioning EoS card (left) and two EoS cards with FEC errors (center; right). The eye diagrams are recorded using dedicated design blocks in the IpGBT. A discriminator with fixed threshold (near an amplitude of 15) digitizes the data stream and recovers the clock which is input to a PLL. For recording the eye diagram, the threshold of an independent discriminator (vertical axis) is varied, as well as the phase of the discriminator output relative to the PLL clock (horizontal axis). The color coding shows the number of detected logic transitions for a fixed gating time.

## 5.2 Startup in Cold

Some EoS cards fail to start up at low temperatures in the climate chamber. The failure is not reproducible at room temperature. Some EoS cards fail to start up at every temperature cycle at  $-35^\circ\text{C}$ , while others are able to start in some cycles. When in the error state the card does not react to reset-signals or other means of communication. The power consumption is static but varies between different power cycles. There is a suspicion [8] that the internal clock system of the IpGBT is interrupted.

## 6 Summary and Outlook

The CERN-ASIC group confirmed that there are IpGBT design issues, which can explain both the appearance of FEC errors and the cold startup problem. These issues could only be identified due to the detailed QC procedures and with a sufficiently large number of EoS cards tested. The EoS card production has been stopped temporarily, while the QC of the remaining already populated cards is ongoing.

Copyright 2024 CERN for the benefit of the ATLAS Collaboration. Reproduction of this article or parts of it is allowed as specified in the article CC-BY-4.0 license.

## References

- [1] O. S. Brüning et al., *LHC Design Report*, [CERN-2004-003-V-1](#) (2004).
- [2] ATLAS Collaboration, *ATLAS Inner Tracker Strip Detector: Technical Design Report*, [ATLAS-TDR-025](#), [CERN-LHCC-2017-005](#) (2017).
- [3] Mengqing Wu, ATLAS TDAQ Collaboration, *FELIX: Readout upgrade for the ATLAS Trigger DAQ system in HL-LHC*, [2020 NIM A 1048 167994](#).
- [4] L. Poley et al., *The ABC130 barrel module prototyping programme for the ATLAS strip tracker*, [2020 JINST 15 P09004](#).

- 125 [5] P. Moreira et al., *lpGBT documentation: release* (2024), <https://cds.cern.ch/record/2809058>.
- 126 [6] L. Olantera et al., *Versatile Link+ Transceiver Production Readiness*, *2020 PoS* **370** p. 055.
- 127 [7] P. Göttlicher et al., *Current status of the end-of-substructure (EoS) card project for the ATLAS strip*  
128 *tracker upgrade using final ASICs*, *2023 JINST* **18** C03016.
- 129 [8] CERN-ASIC Group, *private communication*, September 2024.