

PAPER • OPEN ACCESS

The trigger and data acquisition system of the FASER experiment

To cite this article: The FASER collaboration et al 2021 JINST 16 P12028

View the <u>article online</u> for updates and enhancements.

You may also like

- A Joint Fermi-GBM and LIGO/Virgo Analysis of Compact Binary Mergers from the First and Second Gravitational-wave Observing Runs
- R. Hamburg, C. Fletcher, E. Burns et al.
- Sensitivities to secret neutrino interaction at FASER
- Majid Bahraminasr, Pouya Bakhti and Meshkat Rajaee
- Physics beyond colliders at CERN: beyond the Standard Model working group report
 J Beacham, C Burrage, D Curtin et al.





RECEIVED: October 29, 2021 Accepted: December 1, 2021 Published: December 20, 2021

The trigger and data acquisition system of the FASER experiment



The FASER collaboration

- H. Abreu,¹ E. Amin Mansour,² C. Antel,² A. Ariga,^{3,21} T. Ariga,⁴ F. Bernlochner,⁵ T. Boeckh,⁵
- J. Boyd, L. Brenner, F. Cadoux, D.W. Casper, C. Cavanagh, X. Chen, A. Coccaro, 11
- S. Débieux,² S. Dmitrievsky,¹² M. D'Onofrio,⁸ C. Dozen,⁹ Y. Favre,² D. Fellers,¹³ J.L. Feng,⁷
- D. Ferrere,² E. Gamberini,⁶ E.K. Galantay,² S. Gibson,¹⁴ S. Gonzalez-Sevilla,²
- Y. Gornushkin, 12 C. Gwilliam, 8 S.-C. Hsu, 15 Z. Hu, 9 G. Iacobucci, 2 T. Inada, 9 S. Jakobsen, 6
- E. Johnson,² E. Kajomovitz,¹ F. Kling,¹⁶ U. Kose,⁶ S. Kuehn,⁶ H. Lefebvre,¹⁴ L. Levinson,¹⁷
- K. Li,¹⁵ J. Liu,⁹ C. Magliocca,² J. McFayden,¹⁸ M. Milanesio,² S. Meehan,⁶ D. Mladenov,⁶
- T. Moretti,² M. Munker,² M. Nakamura,¹⁹ T. Nakano,¹⁹ M. Nessi,⁶ F. Neuhaus,¹⁰ L. Nevay,¹⁴
- H. Otono,⁴ C. Pandini,² H. Pang,⁹ L. Paolozzi,² B. Petersen,⁶ F. Pietropaolo,⁶ M. Prim,⁵
- M. Queitsch-Maitland, 6 F. Resnati, 6 C. Rizzi, 2 H. Rokujo, 19 E. Ruiz-Cholis, 10
- J. Salfeld-Nebgen, O. Sato, P. Scampoli, X. Schmieden, M. Schott, A. Sfyrla, X.
- S. Shively, 7 R. Sipos, 6 J. Spencer, 15 Y. Takubo, 20 N. Tarannum, 2 O. Theiner, 2 E. Torrence, 13
- S. Tufanli, S. Vasina, 12 B. Vormwald and D. Wang 9

Nishi-ku, 819-0395 Fukuoka, Japan

Regina-Pacis-Weg 3, D-53113 Bonn, Germany

CH-1211 Geneva 23, Switzerland

¹Department of Physics and Astronomy, Technion — Israel Institute of Technology, Haifa 32000, Israel

²Département de Physique Nucléaire et Corpusculaire, University of Geneva, CH-1211 Geneva 4, Switzerland

³Albert Einstein Center for Fundamental Physics, Laboratory for High Energy Physics, University of Bern, Sidlerstrasse 5, CH-3012 Bern, Switzerland

⁴Kyushu University,

⁵Universität Bonn,

⁶CERN.

⁷Department of Physics and Astronomy, University of California, Irvine, CA 92697-4575, U.S.A.

^{*}Corresponding author.

```
<sup>8</sup>University of Liverpool,
 Liverpool L69 3BX, U.K.
 <sup>9</sup>Department of Physics, Tsinghua University,
 Beijing, China
<sup>10</sup>Institut für Physik, Universität Mainz,
 Mainz, Germany
<sup>11</sup>INFN Sezione di Genova,
  Via Dodecaneso 33, 16146, Genova, Italy
<sup>12</sup>Joint Institute for Nuclear Research,
  Dubna, Russia
<sup>13</sup>University of Oregon,
  Eugene, OR 97403, U.S.A.
<sup>14</sup>Royal Holloway, University of London,
  Egham, TW20 0EX, U.K.
<sup>15</sup>Department of Physics, University of Washington,
  PO Box 351560, Seattle, WA 98195-1560, U.S.A.
<sup>16</sup>Deutsches Elektronen-Synchrotron DESY,
 Notkestrasse 85, 22607 Hamburg, Germany
<sup>17</sup>Department of Particle Physics and Astrophysics, Weizmann Institute of Science,
  Rehovot 76100, Israel
<sup>18</sup>Department of Physics & Astronomy, University of Sussex,
  Sussex House, Falmer, Brighton, BN1 9RH, U.K.
<sup>19</sup>Nagoya University,
  Furo-cho, Chikusa-ku, Nagoya 464-8602, Japan
<sup>20</sup>Institute of Particle and Nuclear Study, KEK,
  Oho 1-1, Tsukuba, Ibaraki 305-0801, Japan
<sup>21</sup>Department of Physics, Chiba University,
  1-33 Yayoi-cho Inage-ku, Chiba, 263-8522, Japan
<sup>22</sup>Dipartimento di Fisica "Ettore Pancini", Università di Napoli Federico II,
  Complesso Universitario di Monte S. Angelo, I-80126 Napoli, Italy
```

ABSTRACT: The FASER experiment is a new small and inexpensive experiment that is placed 480 meters downstream of the ATLAS experiment at the CERN LHC. FASER is designed to capture decays of new long-lived particles, produced outside of the ATLAS detector acceptance. These rare particles can decay in the FASER detector together with about 500–1000 Hz of other particles originating from the ATLAS interaction point. A very high efficiency trigger and data acquisition system is required to ensure that the physics events of interest will be recorded. This paper describes the trigger and data acquisition system of the FASER experiment and presents performance results of the system acquired during initial commissioning.

Keywords: Control and monitor systems online; Data acquisition concepts; Trigger concepts and systems (hardware and software); Detector control systems (detector and experiment monitoring and slow-control systems, architecture, hardware, algorithms, databases)

ArXiv ePrint: 2110.15186

E-mail: Anna.Sfyrla@cern.ch

Co	onten	its		
1	The	FASER	R experiment at the CERN LHC	2
2	TDA	AQ syste	em overview	4
3	TDA	Q hard	lware components	6
	3.1	LHC s	signals and the FASER clock	6
	3.2	PMT c	digitizer board	7
	3.3	Genera	al purpose I/O module	8
	3.4	Trigge	er logic board	9
	3.5	Tracke	er read-out	12
	3.6	Crates		14
	3.7	Comp	uting and networking components	14
4	DAQ software			
	4.1	DAQ s	software framework	16
	4.2	Data fo	format and event size	17
	4.3		out software: digitizer	18
	4.4	Read-o	out software: GPIOdrivers	18
5	Con	trols an	20	
	5.1	Run co	ontrol and configuration	20
	5.2	Monito	oring	20
	5.3	DCS		22
6	Con	nmissio	ning and system performance	25
	6.1	Digitiz	zer standalone commissioning	25
		6.1.1	Digitizer trigger timing	26
		6.1.2	Readout performance	26
	6.2	TLB st	tandalone commissioning	27
		6.2.1	Signal timing	27
		6.2.2	Rate control	28
		6.2.3	Further trigger features	29
	6.3	TRB s	standalone commissioning	30
		6.3.1	Hardware communication	30
		6.3.2	Performance test	31
	6.4	DAQ s	software and server performance tests	31
	6.5 Combined system measurements			32
		6.5.1	Time tuning of combined system	32
		6.5.2	TDAQ system stress testing	35
7	Sum	mary		37

1 The FASER experiment at the CERN LHC

The FASER experiment [1, 2] is a new small experiment located along the beam collision axis line of sight (LOS), about 480 m downstream of ATLAS, in the TI12 tunnel in the LHC complex at CERN, as shown in figure 1. The FASER detector design is motivated by the signature of a new particle, such as a dark photon, decaying to two high-energy oppositely charged particles, such as an electron-positron pair [3, 4]. For a dark photon of 100 MeV mass and 1 TeV energy, the two particles to which it will decay are expected to be extremely collimated; this leads to requirements for a strong magnetic field and excellent tracking resolution, such that the electron and positron can be identified, as well as good energy measurements for electromagnetic deposits. The detector design has as additional drivers the cost and tight timeline between experiment approval (March 2019) and desired installation (before the Run 3 data taking would start). This results in a detector that recycles active components from other experiments and minimizes services to simplify installation and operation. About 500–1000 Hz of energetic particles from the interaction point (IP) will be recorded by the trigger and data acquisition (TDAQ) system of the experiment during proton-proton (pp) collisions in ATLAS. Despite its simple design, the TDAQ system necessitates robustness and stability to guarantee high efficiency in recording signal events, which are expected to be rare.




Figure 1. The FASER location: TI12 tunnel, 480 m downstream of the ATLAS interaction point. The detector is located along the beam collision axis line of sight.

The FASER detector, all components of which are shown in figure 2, is a 5.5 m-long spectrometer, with a 20 cm aperture and a decay volume length of 1.5 m. The detector consists of tracking stations, scintillator stations and a calorimeter. It is complemented by additional detector components that constitute the FASER ν part of the experiment [5, 6], which aims at precisely measuring cross-sections of neutrinos originating from the ATLAS IP. FASER ν is composed of a 1.1 tn emulsion film detector with tungsten plates and is complemented by an additional tracker station, referred to as the interface tracker station, IFT, and scintillators. This part of the detector was proposed and approved later than the rest.

The FASER detector volume is dominated by three dipole permanent magnets of a fixed $0.55 \,\mathrm{T}$ field with Samarium Cobalt ($\mathrm{Sm_2Co_{17}}$) magnetic material. They are based on a Halbach array design [7], which maximizes the field without the need for complicated support infrastructure. The first of the three magnets has a length of $1.5 \,\mathrm{m}$ and surrounds the experiment's decay volume. The other two magnets are each $1 \,\mathrm{m}$ long.

The tracker is a key component of the FASER detector. It is composed of four tracking stations of three silicon layers each. Each silicon layer is composed of 8 double-sided silicon strip modules, resulting in 96 modules in total. ATLAS SCT [8] spare modules are used, carefully selected based on a series of quality assurance tests. The modules are assembled in aluminum frames and read out using general purpose readout boards. A mechanical structure connecting the three stations and the two magnets that make up the FASER spectrometer, guarantees the relative alignment between these tracking stations, while the IFT is mechanically attached to the detector frame with a separate support structure. For smooth operations, the front-end electronics are kept at a stable temperature using a water chiller placed in T112 close to the detector.

Four scintillator stations provide trigger signals. The first of the stations is located in front of the FASER ν emulsion detector. The second is located in front of the first magnet and is composed of four layers with an absorber block of lead between the first two and the last two. Each layer has a detection efficiency above 99.9% for minimum ionizing particles, resulting in a very high veto efficiency for any muon-induced background. These first two stations are referred to as the 'veto stations'. The third station, or 'timing station', is located on the other end of the first magnet and is used to detect the presence of charged particles in the detector. It also provides a measurement of the arrival time of any charged signal with respect to the pp interaction at the ATLAS IP to a precision of less than 1 ns. The fourth scintillator station, or 'preshower station', is located in front of the calorimeter. Two scintillators are interleaved by graphite blocks to minimize back-scatter of low energy particles from the calorimeter and 3 mm tungsten layers to create a simple pre-shower detector that can help identify a physics signal of energetic photons. The veto and pre-shower stations use 2 cm thick, 30 cm×30 cm plastic scintillators, while the timing station employs two 1-cm thick, 20 cm×40 cm blocks arranged to form a 40 cm×40 cm single layer. All scintillators are connected to photomultiplier tubes (PMTs) and are read out via a commercial CAEN digitizer board.

Triggering capability is also provided by the calorimeter, which is otherwise used to identify electrons and photons and to measure their energies. Four spare LHCb outer electromagnetic calorimeter [9] modules are used. They provide energy resolution of about 1% for 100 GeV to TeV energy deposits. They have a total depth of 25 radiation lengths, but with no longitudinal shower information. They are connected to PMTs, which are read out via the same digitizer board used for the scintillators.

A LED-based system is used for calibrating and monitoring the stability of the response of the calorimeter modules and scintillators. It provides short light pulses of the order of 10 ns with variable amplitude sent via optical fibers to the calorimeter modules or scintillators. The calibration is performed by producing signals and measuring the gain as a function of the PMT bias voltage.

The tracker readout boards and the CAEN digitizer board are described in section 2, together with other general aspects of the FASER's TDAQ system. The boards are described in more detail and together with the rest of the TDAQ hardware components in section 3. The power supplies, chiller, temperatures (both of detector components and the environment) and humidity are controlled and/or monitored using a dedicated detector control system (DCS). The TDAQ software components (including for the monitoring and DCS) are described in the subsequent sections 4 and 5.

The FASER detector is being tested and commissioned in three phases: (a) individual detector pieces and electronics cards were tested in dedicated labs at the CERN Meyrin site or the University of Geneva; (b) large detector pieces assembled in groups, including a complete TDAQ chain, were




Figure 2. A CAD drawing of the FASER detector.

tested in a dedicated surface area at the CERN Prevessin site; (c) the full detector, except for the components corresponding to FASER ν , was assembled in the TI12 tunnel by March 2021 and full-system tests have been taking place since. All testing steps have used either generator pulses or cosmic muons. The FASER ν installation and commissioning are envisaged for autumn 2021. The aim is to have the full detector ready in early 2022 for commissioning with beams and subsequent data taking. This paper includes commissioning results of the TDAQ system in section 6, focusing the discussion to TDAQ aspects only. Sections 6.1–6.3 describe the individual component testing and commissioning, section 6.4 describes the DAQ software and server performance tests and section 6.5 presents full-system commissioning results. The FASER TDAQ system described in this paper is sized to that required for the full detector, including the tracker and scintillator stations corresponding to the FASER ν part of the experiment.

2 TDAQ system overview

The FASER TDAQ system is designed to maximize stability and robustness during data taking, to ensure that the FASER experiment will record with high efficiency data that may contain rare new physics processes. To achieve this, the FASER TDAQ system employs a simple architecture, shown in figure 3, that minimizes the number of different hardware components, as well as the cables and equipment in the experimental area, which will be inaccessible during data taking. The FASER experiment is planned to be operated remotely only, without shifters populating a control room: the TDAQ system relies on sufficient monitoring to guarantee its robust functioning.

The experiment will be triggering on any high-energy particle traversing its detector volume. It is expected from simulations and in-situ measurements [2] that at an instantaneous luminosity of 2×10^{34} cm⁻²s⁻¹ about 500–1000 Hz of particles, dominated by muons originating from the ATLAS IP, will leave signals in the FASER scintillators, while about 5 Hz of energetic signatures will be deposited at the FASER calorimeter. The digitizer, connected to the scintillators and calorimeter channels, generates trigger signals when the detector signals exceed a preset threshold; the scintillator trigger threshold will be below that of a single minimum ionizing particle, while




Figure 3. A simple schema of the FASER TDAQ architecture. The numbers in parentheses indicate the number of channels or lines. The blue double-line arrows indicate the connections via Ethernet. The grey thick arrow indicates fibers from the TI12 tunnel to the surface. The digitizer, clock board and TLB are housed in a VME crate. The TRBs are located in two dedicated mini-crates just above the tracker structure, one of the two housing the IFT TRBs.

the calorimeter threshold will be set to trigger on electromagnetic showers depositing more than about 20 GeV of energy. A separate trigger signal arrives from the LED calibration system. The trigger signals are received by the Trigger Logic Board (TLB), the central triggering board of the FASER TDAQ system, which subsequently provides a global trigger accept signal (L1A). The L1A signal is transferred to the detector readout boards (the tracker readout board, TRBs, for the tracker, as well as the digitizer for the scintillators and the calorimeter) for reading out their data. The readout boards receive two additional signals: a clock signal, synchronous to the LHC 40.08 MHz clock, coming from a dedicated LHC board and stabilised in a clock-cleaner board, as well as a bunch counter reset (BCR) signal, generated by the TLB on every LHC orbit signal. The TLB also generates the bunch counter ID (BCID), indicating the number of clock cycles that have passed between the last BCR and the trigger signal.

The data of the various detector components is read out upon a L1A. Data fragments are transmitted over gigabit Ethernet from the TLB, the TRBs and the digitizer to the Event Building

processes running on a conventional server on the surface. Time-stamp and run number is added and the full event is recorded to disk. Additional data quality monitoring is implemented in other processes running on the same server. The data size is about 25 kBytes per event, dominated by the PMT readout.

All software components of the TDAQ system are implemented on top of an open-source lightweight C++ software framework, DAQling [10], developed at CERN to be used as the core for DAQ systems of small and medium-sized experiments. DAQling offers configuration management, control of distributed applications, monitoring and messaging functionality, as well as a set of generic utilities. It has been adapted, with the support of its developers, to the needs of the FASER DAQ system.

The FASER detector is controlled and monitored via the DCS, connected to two dedicated servers located on the surface, running the standard LHC Supervisory Control and Data Acquisition (SCADA) system, WinCC OA [11]. All DCS components in the experimental cavern are connected to a dedicated Ethernet switch, from where data (commands) are transferred to (from) the servers on the surface. Standard industry protocols (OPC-UA / MODBUS-TCP) are used to handle the communication between the different devices controlled and monitored by the DCS and the software back-end. The DCS makes use of commodity devices where possible, such as high and low-voltage power supplies. An electronics board (the TIM board) was developed for FASER and is used for monitoring environmental parameters of the tracker and as a hardware-level interlock to ensure the safety of the tracker.

3 TDAQ hardware components

This section describes the hardware components of the FASER TDAQ system. It starts with the trigger components, specifically those that feed signals into the TLB: the clock board (section 3.1) and the digitizer (section 3.2). It continues with a description of the custom board (section 3.3) used for the implementation of both the TLB and the TRBs. The TLB, representing the main trigger board of the experiment, is discussed in detail (section 3.4). A description of the TRB follows (3.5). The section closes with presentations of the crates where these boards are housed (3.6), as well as the DAQ components (3.7).

3.1 LHC signals and the FASER clock

The LHC clock (40.08 MHz) and orbit signal (11.245 kHz) are part of the beam synchronous timing (BST) system, transmitted to beam instrumentation equipment around the LHC over optical fibers using the TTC system [12]. For FASER, this signal is received over a single optical fiber by a legacy VME system, the BST receiver interface for beam observation system (BOBR) [13], produced by the LHC beam instrumentation group. This board extracts the LHC clock and orbit signals from the optical signals and converts them to electrical signals output on two front panel LEMO connectors. The LHC clock provided by the BOBR has a non-negligible jitter mainly due to noise in its power module, changes during the energy ramp of the LHC, and is not guaranteed to be continuous when there is no beam in the LHC.

The electronic boards of the TDAQ system require a high-quality, uninterrupted reference clock that has a constant phase with respect to the LHC clock across power-cycles. The reference clock




Figure 4. Block Diagram of the FASER clock board.

is provided to FASER by the FASER clock board (FClock), which cleans the jitter of the BOBR to less than 4 ps, measured with a Time-Interval-Error method.

The FClock is composed of an off-the-shelf clock-cleaner board (Si5342-D-EVB) mounted as a mezzanine on a purpose-specific VME adapter board. The FClock is powered through the VME interface, and the cleaned clock is sent as an LVDS signal via a RJ-45 connector to the TLB. The orbit signal, a 25 ns pulse centered on the rising edge of the clock, is converted to LVDS and sent on the same RJ-45 connector. A single-ended 1.8 V LVCMOS copy of the clock is also provided on a BNC connector directly to the digitizer. A block diagram of the FClock board is shown in figure 4.

The zero-delay feature of the jitter cleaner guarantees that the output FASER clock is aligned to the LHC clock with its phase unchanged across resets and power cycles. During the LHC cycle the frequency changes up to 550 Hz and the clock card allows to keep the FASER systems synchronised with the LHC clock.

3.2 PMT digitizer board

The readout electronics of the calorimeter and scintillator detectors need to sample the signals from the calorimeter and scintillator PMTs, provide trigger input signals to the TLB and buffer the calorimeter and scintillator data, which are read out upon a trigger L1A. This functionality is accomplished by using a VME-based system consisting of a single 16-channel, 14-bit CAEN VX1730 digitizer board [14] that is controlled and read out via Ethernet using the Struck Innovative Systems SIS3153 VME interface board [15]. The dynamic range of a digitizer channel is 2 V with a programmable offset of up to ±1 V that can be set independently on each channel. The signals on each channel are continuously digitized at 500 MHz and stored in a circular buffer to be read out on receiving a trigger signal. The on-board trigger logic runs at 125 MHz and for each channel a user-defined, fixed, absolute threshold can be set to generate an over/under-threshold signal. These are combined in pairs into eight trigger signals using a logical AND or OR, depending on the need. The eight trigger signals can either be used to trigger the readout internally for standalone testing or transmitted to the TLB as LVDS signals for logical combinations. In the latter case, the TLB L1A trigger decision is transmitted over a TTL LEMO signal from the TLB to the digitizer.

Upon receiving a L1A trigger signal, the board transfers the recorded samples into a FIFO readout buffer. The recorded data contain the data from all of the enabled channels as well as a 4-word data header. The data header contains the event counter and the time since the last BCR received from the TLB, both of which are used to identify the event. The time is measured in units of 16 ns which is later converted into the BCID in software. The full waveform for each channel is read out for

a user-defined period, which in FASER is foreseen to be about 1.2 µs at the beginning. This allows for a detailed offline analysis of the waveform, in particular in the case of any anomalous signal, at the cost of a rather large data size. This can later be reduced by a factor three (limited by the trigger latency) if no anomalous behavior is observed in early data. More advanced firmware with zero-suppression or digital pulse-processing are available from CAEN, which could reduce the data size further. These are currently not foreseen to be used. The readout FIFO is large (up to 1024 events), but can get full in case the readout of the board is unable to keep up. To avoid overflows, the board will raise a 'buffer-full' signal over the LVDS connection to the TLB once the buffer occupancy reaches a pre-defined threshold, which will halt any further triggers until occupancy drops below threshold.

The VX1730 board digitizes the signals at a frequency of 500 MHz. Its internal logic runs at 125 MHz while the readout is happening at 62.5 MHz. These frequencies cannot be synchronised to the LHC clock of 40.08 MHz. This leads to an intrinsic jitter for the trigger signals of 8 ns. To allow for precise measurements of the arrival time of each signal with respect to the collisions in the LHC, a copy of the LHC clock supplied from the FClock card is sampled on one digitizer channel. Offline data analysis uses a Fast-Fourier Transformation of this digitized clock to measure the phase of each event very precisely.

The configuration of the digitizer and the readout of the data FIFO buffer is performed using the Ethernet interface of the SIS3153 VME board. It communicates with the digitizer board using the VME backplane and translates the VME commands and data to simple UDP Ethernet packets, thus avoiding the need for a dedicated single-board computer in the VME crate.

3.3 General purpose I/O module

The TLB and TRB boards are both based on the 'Unige GPIO', a general purpose board developed by the University of Geneva for slow control and readout of particle physics ASICs, detectors tests, and qualification. For each application, such as for the TLB and TRB in the FASER experiment, a dedicated interface board needs to be developed to interface to the hardware. This interface board provides a connection for the analogue and/or digital inputs/outputs. The architecture of the 'Unige GPIO' board and a picture of the assembled board are shown in figure 5.

The core of the board is composed of a CYCLONE V A7 FPGA with 56.5K adaptive logic modules, ALMs, with 8 input look-up tables, LUTs, and 4 registers per ALM, 6.86 Mbits and 836 kbits of RAM per input type, respectively, 156 double 18x18 digital signal processor, DSP, blocks and 7 phase-locked loops, PLLs. The FPGA is driven either by a 40 MHz local clock or by an external clock via LVDS input through a dedicated 2 pin LEMO connector. For the board to interface with the experiment, two connectors dispatch 117 single-ended inputs/outputs, which can be configured through the FPGA firmware. More signals are available in the board but not used in FASER, neither in the TLB nor in the TRB.

Two interfaces can be used for readout and slow control. The first one is USB3, where the USB protocol is fully handled by an on-board FX3 Cypress micro-controller providing a 32-bit parallel interface clocked at 100 MHz. The FPGA has a maximum potential USB data throughput of 3.2 Gbit/s, but is ultimately limited to 1.8 to 2.5 Gbit/s depending on the host PC performance when connected with the board. The second interface is a 1 Gbit/s Ethernet with an on-board hardware chip driving the PHY layer, an Intel IP implemented in the FPGA for the MAC layer, and a 50 MHz Intel NIOS2 soft microcontroller running the ARP, IP, ICMP and UDP protocols used by the readout




Figure 5. The architecture of the "Unige GPIO" board and a picture of the assembled board.

and the slow-control. On top of the two communication interfaces, a full and versatile FPGA library is available for the readout and the slow control of any small physics experiment or test bench. The firmware user interface is the same for both USB and Ethernet allowing the possibility to switch easily from one to another with just a synthesis of the firmware design. The communication is based on 32-bit words that encode a command word identifier, a board identification number of the board that is communicated with, the command type, and up to 16-bits of payload. The board always answers with similarly structured 32-bit words, acknowledging all known commands or returning an error in case any part of the command cannot be interpreted or the data the command requests contains an error. The board uses two independent data streams. The first is for bi-directional serial communication used to send commands and send or read back configuration data. The second is a uni-directional stream from the board to the host-PC transferring the event data to be recorded.

One single 24 V power supply input is required to power the board and 5.0 V, 3.3 V and 2.5 V are accessible through the user connectors for the interface board.

3.4 Trigger logic board

The TLB is the central trigger logic processor and distributor of a common (LHC or internal) 40.08 MHz clock and bunch-crossing reset signal. It receives and combines up to 8 trigger input signals from the digitizer and transmits the final trigger decision to all readout components. In addition it manages the output rates via prescaling and veto functionality. The functionality implemented in the TLB is schematically shown in figure 6.

The TLB functionality is implemented in the firmware of a GPIO board described in section 3.3. It receives the LHC clock signal and BCR LVDS signal via a RJ45 connection. The BCR signal is distributed to the digitizer as a transistor-transistor logic, TLL, signal over a LEMO connection, while both the clock and BCR signal are transmitted as LVDS signals over two 15 m CAT7 cables to the crates that house the tracker readout boards. The TLB receives the trigger signals from the digitizer via a short, flat LVDS cable, and the trigger signal from the LED calibration system via




Figure 6. Schematic diagram of the functionality implemented in the Trigger Logic Board.

a separate TTL signal on a LEMO input directly. Finally, the board receives and replies to slow control commands and transmits its data via Ethernet. Both the digitizer and tracker can assert a busy signal. The TLB synchronises the digitizer trigger signals to form 8 trigger lines in total. The 8 trigger lines (8 bits) are combined into 4 physics trigger items (4 bits) based on a LUT with a predefined coincidence logic loaded at configuration time. Two additional trigger bits are defined: an internally generated pseudo-random or fixed rate trigger, and another for the LED calibration signal but which can also be activated by a software command. Each item can be 'prescaled' by a factor n, meaning that only every nth signal is sent further. Finally, a logical OR between all trigger items is computed and defines the final trigger decision - or L1A - which is then transmitted to all readout components unless vetoed; several sources, further described below, can create a non-maskable veto. Upon an L1A, the TLB will send out a data packet containing: the event ID, BCID, orbit ID, trigger items before and after prescale, and the bits of the 8 trigger lines for the triggered and the following bunch-crossing. In addition, the TLB regularly publishes monitoring data packets containing trigger item counters before and after prescale (TBP and TAP) and after veto (TAV), veto counters, and the logical OR of all trigger items before and after veto to enable the computation of the total fraction of vetoed events.

Trigger timing. It is important that the input signals from the digitizer can be correctly synchronised to the LHC clock. The trigger input signals from an event may not arrive simultaneously because of differences in the time-of-flight of particles traversing the length of the detector and the different PMT response times. Figure 7 shows a timing plot of 3 incoming signals and their subsequent synchronisation. The input (Tin) signals appear 32 ns wide, thus covering over a full LHC clock cycle. The 8 ns jitter is avoided by having the option of sampling each input signal on the rising or falling LHC clock edge, as it is guaranteed that at least one edge is in phase with a stable section of the input signal; this option will be tuned in data taking with beam. The differ-

¹While Ethernet is used in the final system, the board fully supports USB3 communication as well, as described in section 3.3.

ence in arrival times between input signals may be large enough that the output (TSync) signals synchronised to the LHC clock do not land in the same clock cycle. An input delay can therefore be applied to each channel to synchronise the final trigger line output (TSig) signals. Once an L1A is generated, the L1A signal sent to the digitizer and the tracker can be separately delayed with a granularity of one bunch-crossing. This is to ensure that the readout window on each readout board is aligned with the complete data corresponding to the event that triggered the L1A. The final adjustable delay is the orbit delay. This delays the BCR transmission so that it can be tuned to occur during the LHC abort gap when no proton collisions occur.




Figure 7. Example of input signals and how signals are synchronized. Only 3 of the 8 input channels are shown. The digizer runs at a 500 MHz clock. The digitized input signals (Digitizer 1, 2 and 3) are sampled at 125 MHz (Tin 1, 2 and 3) and with a 8 ns jitter to produce the trigger signals. These signals are synchronised with the LHC clock using either its rising or its falling edge; this option is configurable and is tuned in dedicated runs before data taking. In this example, the first two input channels are sampled for synchronization on the falling LHC clock (LHC CLK) edge, while the third channel is sampled on the rising edge as indicated on left in the figure. The synchronised signals (TSync 1, 2 and 3) can then be delayed so that the final trigger signals (TSig 1, 2 and 3) are all synchronised with each other; this option is also configurable and tuned in dedicated runs prior to data taking. In this example, TSig 3 is delayed by one clock cycle.

Trigger veto. Different sources for trigger vetoes ultimately serve to limit the minimum spacing between consecutive triggers when subdetectors are busy reading out event data, or to limit the overall trigger rate, leading to system *deadtime*. The possible sources of trigger vetoes are listed below. The TLB will veto events while receiving a busy signal from a subsystem.

- *Tracker busy veto*: the TRBs can only receive and readout one L1A at a time. Each tracker readout board will assert a busy signal while its readout FIFOs are being read (see section 3.5). The duration of the busy signal is thus dependent on the hit multiplicity in an event.
- Digitizer busy veto: the digitizer will assert a busy signal if its internal readout buffer occupancy reaches a certain threshold. The busy signal is held until its buffer occupancy drops below threshold.
- Simple deadtime veto: all trigger decisions within a chosen fixed number of bunch-crossings after a L1A are vetoed. The simple deadtime is at minimum equal to the L1A delay to the tracker readout to avoid triggers before the tracker busy signal sets in. The combined simple plus tracker busy deadtime is expected to be on average 300 BCs in duration.
- *BCR veto*: since SCT modules require 3 clock cycles to process a L1A and 7 clock cycles to process a BCR, an overlap of these is prevented by vetoing triggers for 9 clock cycles starting from 2 clock cycles before a BCR. This implies a fixed deadtime of 0.25% for random or cosmic-ray events, but will be zero for collision events as the BCR will be tuned to occur during the LHC abort gap.
- *Rate limiter*: in order to avoid uncontrolled high rates from an input channel suddenly becoming noisy, a rate limiter limits the L1A rate to 3 L1As per 15 orbits (or 2.2 kHz).

The dominant sources of deadtime are expected to be the combination of simple and tracker busy deadtime of 0.4% (0.7%) at 500 (1000) Hz, and the rate limiter, which would start dominating at 1 kHz at 1% deadtime. The BCR veto is expected to induce no deadtime for physics events as the BCR will be tuned to occur during the $O(\mu s)$ LHC abort gap, while digitizer deadtime is expected to not be a limitation during stable running. A final measurement of the deadtime with respect to the expectation for a range in trigger input rates is presented in section 6.5 (see figure 28).

TLB internal trigger generation. The TLB can generate an internal trigger in 3 different modes: (i) in fixed rate mode (ii) in pseudo-random rate mode and (iii) a single trigger via a command (software trigger). In fixed rate mode, a flat rate of a maximum of 100 kHz can be set. In pseudo-random rate mode, a total of 8 settings allow for an unprescaled average range in rate of roughly 15 Hz to 1.2 kHz. The pseudo-random trigger relies on a 22-bit seed, which is updated at every clock cycle via a linear-feedback shift register. The seed is then aligned with a 22-bit mask that has the 13+N leading bits turned on, where N is the random trigger setting of 0–7. A trigger is fired if the seed and the AND of the mask align to zero. For instance, a random trigger setting of 0 (7), means a trigger will fire when the first 13 (20) bits of the seed are zero. A higher random rate setting therefore leads to a less frequently fired trigger as a greater number of zeros are required to align. The seed is incremented by one on every L1A to avoid repeating patterns in the linear-feedback shift register.

3.5 Tracker read-out

The tracker readout board, or TRB, handles all communication with the attached tracker modules. It is responsible for configuration, propagation of trigger signals and readout of the data. It is based on the GPIO board described in section 3.3. The TRB itself receives trigger (L1A) and timing

(clock and BCR) signals from the TLB, described in 3.4. Up to 8 SCT modules can be connected to one TRB via an adaptor board. The TRBs are located in a mini-crate, described in section 3.6. The adaptor board interfaces with the backplane of the mini-crate, which provides the timing and trigger signals. The board does not decode the module data except for finding the end of data marker. Its functionality can be divided into three parts: communication with the host PC, configuration of the tracker modules and data taking.

In order to configure the tracker modules the TRB must send configuration commands and data encoded in a bit-stream to the tracker modules. To this end, the TRB firmware implements functionality to prepare the bit-stream from commands and data received from the host PC. An arbitrary combination of modules can be addressed simultaneously. In data taking mode the TRB transmits the trigger and timing signals to the enabled modules. When in this mode, two running modes are distinguished: calibration and physics data taking.

During physics data taking the L1A, BCR and clock signal are received from the TLB, processed in the TRB and sent to the modules with a fixed latency. Since the tracker readout has an internal pipeline of 132 bunch-crossings, the TLB L1A signal must arrive at the SCT modules 132 BCs after the charged particle traversed the tracker plane. There are inherent delays in signal propagation from the occurance of an event to the arrival of the L1A at the TRB, but to cover the full 132 BCs latency, both the TRB and TLB have a settable coarse time delay in BC increments for the L1A/BCR signals. A signal delay of up to 127 BCs on the TLB and a further adjustment of 0 to 7 BCs on a TRB are possible, where the latter allows to adjust for different particle times-of-flight at each tracker station location in the final detector setup. The tracker readout timing can be further adjusted with a resolution of 390 ps via an adjustment of the input clock phase on the TRB, so that hits are sampled on the pulse peak. The data received from each module upon an L1A are stored in the TRB in so-called Level 1 FIFOs - 16 FIFOs in total, as there is one per each side of a module. When any of these FIFOs are filled with data, the TRB asserts a hardware busy signal that is sent over the backplane to the TLB. Each event is associated with a BCID, calculated within the TRB using an internal counter and the BCR signal, and which is used later in the processing for data consistency checks, as described in section 4.

In calibration mode the L1A and clock signal are generated in the TRB, the former upon a command received from the host PC. It is possible to send one L1A at a time. However, every command sent to the TRB by software requires sending at least one 32-bit word and waiting for a reply from the TRB. This implies that the rate of sending individual trigger commands is given by the latency of the data transfer of single words. This is in the order of milliseconds for UDP and tens to hundreds of micro seconds for USB. Thus the trigger rate is limited to a few hundred Hz when using the default UDP interface, which is unacceptably slow for calibration scans that require millions of triggers. To overcome this limitation, a firmware feature allows sending a burst of up to 4095 triggers with an adjustable latency in between. This allows trigger rates that are only limited by the speed with which the data is shipped to the readout PC. To avoid loss of data the delay between consecutive triggers is adjusted dynamically depending on the remaining space in the receiving FIFO. Complete events are formed and stored in a Level 2 FIFO until pushed out. A complete event consists of a header, containing the event ID. The header is followed by one or several TRB data words, containing the BCID as well as any errors that might have occurred. Appended to this is the module raw data prefixed with the module ID. Every word holding part of the event data contains

a frame ID as well as a consecutive data frame counter to allow for reconstruction of the full event information. Additionally a cyclic redundancy check (CRC) value is computed over the full event data and can be used to identify any transmission errors.

3.6 Crates

The FASER trigger components are housed in two crates. The TRB modules use a dedicated minicrate that is located in a support structure just above the middle tracking station. The backplane is composed of 9 slots allowing the connection of 9 TRBs.² Individual LVDS pairs transfer CLK, L1A and BCR signals, and an open drain output transfers the BUSY signal from the TRBs. One temperature sensor and the 24 V power per TRB are also transferred through these slot connectors. Local DC/DC converters are also located on the backplane and allow the 3.3 V powering of 3 fanout chips used for the distribution of the individual TRB LVDS BCR, CLK and L1A from the single RJ45 connector connected to the TLB. The rest of the trigger boards are inserted in a standard VME crate.³ A schema of the front panels of the boards and how they are connected are both shown in figure 8, alongside a picture of the crate, located in the rack in TI12.




Figure 8. The VME crate housing the BOBR, clock board, TLB and digitizer: a schematic view of the connections (left) and a picture of the rack where the crate is located in TI12 (right).

3.7 Computing and networking components

The readout of the FASER front-end electronics as well as the detector control system is based on commercial Gigabit Ethernet using both copper and fiber-optic connections. As illustrated in figure 3, all Ethernet connections from the electronics cards and crates in the TI12 tunnel are

²The 3 TRBs used for the IFT station will be housed in an identical mini crate situated on the detector close to the IFT.

³The model of the VME crate is the following: http://www.wiener-d.com/sc/powered-crates/vme64-x/6u-vme64x-6021.html.

aggregated in two Ethernet switches in TI12 for the DAQ and DCS signals, respectively. The DAQ switch is connected over more than 1.5 km long single-mode 10 Gbit/s optical fibers directly to a single DAQ server PC in a surface building at the LHC Point-1 area (SR1), while the DCS switch is connected to the DCS server PCs through the main SR1 gateway and a local switch over 1 Gbit/s optical fibers. The DAQ server is connected to the CERN general purpose network (GPN) through the same switch in SR1. Control of the DAQ and DCS systems as well as the transfer of data files to permanent storage in the CERN computing center are all done through this connection.

The network switches used by FASER are all 24-port Ruckus ICX-7450 switches with one or two additional fiber optics up-link modules as well as redundant power-supplies. The switches are configured and monitored by CERN central IT support.

Tests have shown that a single DAQ server is sufficient to run the full FASER DAQ readout software as described in section 4 provided it has sufficient computing capacity. The final DAQ server is a 1U, SuperMicro server with a 24-core, 48 thread AMD EPYC 7402P CPU, 64 GByte ECC DDR4 memory. Two 480 GB SSDs in RAID 1 are used to host the operating system, DAQ software and local log files, while two 8TB 7200 RPM hard-drives in RAID 1 are used as local disk storage, providing sufficient storage for more than one week of continuous data taking at the nominal trigger rate and data size. The server has redundant power supplies, connected to a central diesel-backed UPS for maximum reliability. An identical, spare server is maintained in the same rack in SR1 as a backup in case of a major failure of the central DAQ server.

The DCS server resource requirements are more modest and two 1U, SuperMicro servers with a 4-core, 8 thread Intel Xeon E2244G CPUs and 16 GByte ECC DDR4 memory are used. Two 480 GB SSDs in RAID 1 are used to host the operating system, DCS software and local log files. As with the DAQ server, the DCS servers have redundant power supplies and a spare server is maintained as backup. All DAQ and DCS servers are running the CERN standard CentOS7 Linux distribution.

For the tests described in this document, the direct connection for the data path from TI12 to the SR1 server was not yet ready. Instead, the connection is done through the main SR1 gateway and the second switch in SR1 over 1 Gbit/s optical fibers. Additional tests are done with a server located in TI12, connected directly to the DAQ switch in TI12.

The final DAQ server was only available for some of the tests described in this document, reported in sections 6.4 and 6.5. For earlier commissioning tests, an older server PC, borrowed from the ATLAS experiment, is used. The server is a 2012 Dell PowerEdge R410 with two Intel Xeon E5645 processors, each with six cores (twelve threads) running at up to 2.4 GHz. The server is equipped with 24 GBytes of DDR3 memory and a single 500 GByte hard-drive for storage.

4 DAQ software

The software used for the FASER DAQ processes is presented in this section. The FASER DAQ software is implemented on top of an external framework; this implementation is described in section 4.1. The data format and size are outlined in section 4.2. The specific software used for reading out the digitizer and GPIOs (TLB and TRB) is described in sections 4.3 and 4.4. Controls and monitoring software are discussed in the following section, section 5.

⁴Data taking would be stopped in case of a power failure in TI12 as most of the electronics are not on UPS power.

4.1 DAQ software framework

The FASER DAQ software [16] is built on top of the DAQling framework [17]. DAQling is an open-source lightweight C++ software framework that can be used as the core of data acquisition systems of small and medium-sized experiments. It provides a modular system in which custom applications can be plugged-in. It also provides the communication layer based on the widespread ZeroMQ messaging library [18], error logging using ERS [19], configuration management based on the JSON format, control of distributed applications and extendable operational monitoring with web-based visualization.

The ensemble of FASER DAQ processes and their communication channels are illustrated in figure 9. Each readout electronics board in FASER is read out, configured and controlled by its own software process, referred to as a receiver process, the details of which are described in the following sections. During data taking, the receivers will assemble the data for each triggered event into the data fragment described in section 4.2, and push these one-by-one to the event builder process. The event builder merges all data fragments for a given event and pushes the full event to the file writer process, which is responsible for recording the events to the local disk. The DAQ processes can run on separate host PCs with communication over TCP with ZeroMQ between them, but since the total CPU requirement is modest, most tests and the final DAQ foresees running all processes on a single host, primarily using ZeroMQ IPC as the communication layer.




Figure 9. Overview of the FASER DAQ software processes.

The merging of event fragments in the event builder into full events is done based on the event identifier number assigned in each front-end board, where the boards count the number of triggers they receive and assign the number sequentially. In order to ensure that the fragments truly belong to the same collision, the BCID, stored in the header of the detector data fragments is retrieved and checked. If the event builder detects an event where the BCIDs for the different fragments do not

match, it will flag the event and raise an alarm once a certain threshold of events is reached. The event builder will also flag events where one or more fragments are not received within a programmable time-out and route such events to a separate data stream. The same happens for events where a fragment has been flagged as corrupted by the front-end receiver. The monitoring fragments from the TLB receiver will be routed to a separate stream. The full events in each stream are immediately pushed to the file writer and separately to any subscribing monitoring process, as explained later in section 5.2. The file writer does not decode the received data, but instead just concatenates the events into separate buffers for each stream, writing the buffer to disk once a threshold, typically 1 MByte, is exceeded. Each data stream has its own file on disk, indexed by stream name, run number and a rolling index per run. The files are closed and a new one opened when the filesize exceeds 1 GByte in order to keep the individual data-file at an easily manageable size.

4.2 Data format and event size

The FASER data format defines the format of the data out of the TLB, digitizer and tracker readout boards, the readout receiver applications, and the data out of the event builder. The event format provides information redundancy to allow self-consistency checks of the event to be made. The basic unit of the FASER data, after it has been processed by the readout receiver application, is the data fragment. All fragments have identical structure and the same format of header. The header information is small in size and the identification of the fragment origin is possible with the header information only. The data format (header and trailer) provides means of identifying errors related to hardware or data flow issues. A schematic view of the event format structure is shown in figure 10.



Figure 10. The FASER event format. Sub-detector fragments refer to the TLB, digitizer and tracker. The full event and readout-receiver (ROR) event headers are generic; the readout (RO) event header is sub-detector specific.

The full event header is assigned to the event by the event builder. It contains information that identifies the event; it is composed by 13 words of variable size, which sum up to 352 bits (11 4-byte words), dominated by the words corresponding to the data size, the event counter, an event identifier number and the time stamp. The readout-receiver event header is assigned by the DAQ receiver application. It contains similar information to the full event header, but relevant to the corresponding sub-detector. Each readout-receiver event header has a size of 288 bits (9 4-byte words). The readout event header is assigned by the detector readout board directly, before the data are sent out. The content is specific to the sub-detector electronics.

Table 1 displays the typical FASER data size per component. The total size is around 22 kBytes per event, dominated by the PMT readout (19 kBytes per event) due to the long readout window foreseen at least during early data taking.

Table 1. Individual data fragment sizes and total size in kBytes. The per TRB payload size stated is the estimated average in the TI12 system during commissioning. The digitizer payload size is for all 16 channel readouts enabled and maximum readout window (1.2 μ s as used during initial data taking).

Component	Size [kBytes]		
TLB	0.024		
TRB	9 x 0.2 (1.8)		
Digitizer	19.2		
Total payload	21.0		
Total event size	21.5		

4.3 Read-out software: digitizer

The digitizer system is controlled and read out in software by a custom C++ library built on top of the C++ driver library supplied with the SIS3153 card for communication over Ethernet. It provides an API for configuring all aspects of the SIS3153 and VX1730 boards based on a JSON configuration file. All configuration parameters are read back and checked after being sent to the boards. The data readout is accomplished by polling the FIFO buffer size until non-zero and then requesting the SIS3153 board to read and send the data of one event at a time. Multiple UDP packets are needed to transmit a single event and the SIS3153 board is configured to transmit all of the UDP packets corresponding to one event without waiting for an acknowledge signal from the server. Each UDP packet is numbered, so that the software can handle out-of-order packets as well as detect if a packet is lost. In case of a packet being lost, it is not possible to re-transmit the lost one as the data are not buffered after transmission, and the particular data fragment will be marked as corrupted. Reading just one event at a time ensures that the effect of such data loss is minimized. The library can be used both in a standalone application, allowing commissioning of just the digitizer board, and by the digitizer receiver module inside the full FASER DAQ system. In the latter case, the receiver module implements the state transitions needed by the DAQ, receives the configuration from the central run control system (see, next section) instead of a local JSON file and the received data fragments are transmitted to the event builder after adding the common DAQ fragment header.

4.4 Read-out software: GPIOdrivers

The communication with the GPIO board, which is used as the basis for the TRB and TLB, is encapsulated in a C++ library called *GPIOdrivers* [20]. The library provides a high level API tailored to the needs of the TRB and TLB. The serial communication with the hardware via USB and Ethernet links using the GPIO specific protocol is completely encapsulated in this library. The architecture and main features of the API will be discussed in the following.

The class structure of the GPIOdrivers library is shown in figure 11. It consists of three main parts: the encapsulation of the transport layer specific needs, the low level access to the GPIO board, and the TRB / TLB specific implementation of high level features.

- 1. On the transport layer the communication with the GPIO board is performed by sending and receiving 32-bit words. Two communication channels are needed by the GPIO board: one bi-directional for configuring the board and querying status information and an additional unidirectional channel from the GPIO board to the host PC, used to receive readout data. The corresponding functionality is defined in the abstract class *CommunicationInterface* and implemented in three derived classes, each of them handling data transfer via the UDP network protocol, via USB or emulating the hardware.
- 2. The low level functionality of the GPIO board is accessible via the GPIOBase class which holds an instance of the CommunicationInterface. It encapsulates the communication protocol of the GPIO board, allowing to send individual commands with arbitrary payload to the GPIO board. The integrity of the transmitted data is confirmed by a checksum shipped with every command. The hardware addresses of all available commands as well as all possible error codes are defined in this class for user friendly access. Retrieval of the status and firmware version of the GPIO board is also implemented here.
- 3. The high level interaction with the TRB / TLB firmware is implemented in two classes derived from the *GPIOBase* class: *TRBAccess* and *TLBAccess*. Both classes implement the access to the firmware functionality and registers provided by the respective firmware implementations. Helper functions to configure the GPIOBoards as well as default configurations for the TRB / TLB are provided. In addition, the TRBAccess class also encapsulates the communication with the attached tracker modules. The GPIO driver software waits to receive readout data from the GPIO boards, which is then buffered, analysed for errors, and packed into FASER data fragments, if needed in standalone running. To maximize the data throughput the receiving and processing of readout data is performed in separate threads.




Figure 11. Overview of the GPIODrivers class architecture. The CommunicationInterface class is abstract. The classes that handle data transfer (UPD, USB and the emulation of those) derive from it. An instance of that class is also included in the GPIOBase class, which provides the low-level functionality, from where the two implementations (TLB and TRB) derive.

The GPIODrivers package includes standalone programs to test the communication with the TRB / TLB boards, configure them and read out data. These programs can be use as templates for future projects. Beside standalone running of individual boards, the library is further employed in the tracker and trigger receiver modules within the context of the FASER DAQ framework (see section 4.1). For the latter, as in the case of the digitizer, configuration settings are loaded from the central run control system and receivers issue control commands to the boards depending on the

run control state (see section 5.1). The received data fragments are transmitted to the event builder after adding the common DAQ fragment header.

5 Controls and monitoring software

Given the fact that the FASER experiment will be running on an operational model without shifters but with remote controls and monitoring of the detectors and TDAQ, special emphasis is given to the controls and monitoring infrastructure of the experiment. The run control and configuration software is summarised in section 5.1. The monitoring infrastructure put in place is outlined in section 5.2 and finally, the DCS software infrastructure, which uses that of the large LHC experiments as a guideline, is presented in section 5.3.

5.1 Run control and configuration

The low-level process control is implemented in DAQling on top of the 'supervisord' library [21]. Each process is started / stopped using supervisord and follows a common finite state machine (FSM) to control and synchronize the configuration and data taking steps. The control is steered by a Python library provided by DAQling, which communicates with the supervisord library and the individual processes using XML-RPC. This library is also responsible for transmitting the individual configuration for each module in the form of a JSON object, again sent using XML-RPC.

On top of the low-level control library, a FASER-specific Run Control web application (RCGui) has been built using the Python-based Flask web framework to allow easy control of the DAQ from remote machines as illustrated in figure 12. The web application allows the user to select between different pre-defined run configurations as well as editing all settings directly in the web browser. The application provides control to cycle through the FSM states and monitor the progression of each process. It also provides easy access to the log file of each application as well as the monitoring data, as described in the next section. At the start of each run, the run control assigns a new sequential "Run number" to the data that will be taken and archives the full configuration used into an Oracle database along with a user supplied comment. Similarly when a data taking run is stopped, it allows for a user comment to be added to the run record in Oracle together with the total number of events recorded.

5.2 Monitoring

Extensive monitoring has been put in place to monitor data flow and data variables at every step of the data acquisition. Two types of monitoring exist: (i) monitoring of a single variable, or metric, over time for monitoring of conditions; (ii) monitoring of histogrammed distributions of variables for data quality control.

Monitoring of metrics. Metrics are defined and regularly published in every DAQ process; for example, the total number of physics events that have been read out is a common metric for all DAQ processes. Metrics and handling of those are part of the DAQling infrastructure. Different metric types determine the final arithmetic applied upon publication, such as the computation of the average, the rate or current state of a variable over the publishing time interval. Metrics are published



Figure 12. Example screen shot of the RCGui web application during cosmic ray data taking with the FASER detector.

at regular intervals to InfluxDB [22] and redis [23], and viewed in Grafana [24] dashboards and the Run Control interface.

Examples of Grafana dashboards are shown in figures 13 and 14; they demonstrate, respectively, monitoring of the overall current status of the data acquisition system, and the time trends in rates and buffer occupancy.

Monitoring of histograms. Histograms are useful for monitoring extreme or rare outliers. Dedicated DAQ monitor modules receive copied event data from the event builder. The monitors unpack events to visualise event features in detail via histograms and metrics. Histograms are regularly published to the redis database, from which a separate histogram polling application extracts the histograms to display on a web interface.

The web interface is written in Javascript with the Vue [25] framework and communicates with a Flask [26] server written in Python. A histogram published in the database can then be retrieved by the Flask server and sent to the web application. From there, the Javascript library Plotly.js displays the different types of histograms in the browser. Histogram tagging and timestamps are used for easy navigation through the interface. Monitoring data arrives promptly to the histogramming tools and a histogram update frequency down to 5 s has been tested. The update frequency to be used for the data taking with beams will be fixed with operational experience. Example monitoring histograms are shown in figure 15.



Figure 13. Grafana dashboard of the DAQ status overview for an ongoing data taking run. Metrics of the trigger and data recording rate, DAQ module status and total error counts are displayed. In addition, current run details are shown.




Figure 14. Grafana dashboard of rate and buffer information during PMT high voltage scans: the total physics and monitoring event rate, deadtime fractions, buffer occupancies in the digitizer and software event builder, and rates of individual trigger items are monitored.

5.3 DCS

The FASER DCS is designed to ensure the safety of the detector during the different operation modes, to monitor the operating parameters of the detector's power system and its environment, and to control and configure the detector's operational states. The software back-end of the DCS is implemented with the SIEMENS Simatic WinCC Open Architecture, which is a SCADA system used at CERN by the LHC experiments, as already introduced in section 2. The DCS components



Figure 15. Histogram monitoring home page: the monitored histograms are displayed in a grid and they have their own options (ID, historic page icon, timestamp and custom tags). An example of a one-dimensional histogram is shown on the left and of a two-dimensional histogram is shown on the right.

of the experiment and how they connect with each other are shown in figure 16.




Figure 16. The DCS components of the FASER experiment and the connections between them. The DCS connections to the detector are also shown.

The communications between the DCS back-end and the devices is routed through a commodity switch using standard 1 Gbit/s Ethernet, identical to the DAQ switches and network described in section 3.7. The Ethernet network of the devices is secured from the CERN general network.

The items controlled and monitored by the DCS can be grouped in the following categories:

- 1. Environmental parameters: the temperature and humidity of the tracker is monitored through a custom electronic board (TIM board). Data is transmitted to the DCS back-end via the industry standard Modbus protocol [27].
- Tracker safety interlock: the TIM board also serves as a hardware-based safety interlock for the tracker. It is configured and monitored via Modbus by the DCS back-end.

- 3. HV and LV system: the main HV and LV system is based on the Wiener MPOD system [28] and is monitored and configured by the DCS via the OPC-UA.
- 4. Power Distribution Units: a commercially available Power Distribution Unit (NetIO Power-PDU 4C [29]) is controlled by the DCS via Modbus.

To ensure the safety of the detector, the DCS triggers alerts and automatic emergency procedures. The DCS also implements autonomous integrity checks and diagnostics and provides a user interface to inform FASER on-call experts on the state and status of the experiment.

Transitions between the different detector operational states are implemented as a FSM (see figure 17). Transitions are initiated either by a user input or by an autonomous protocol. The action of the transition is initiated by propagating a transition signal through a sub-system hierarchy which in turn triggers a series of autonomous protocols that configure the necessary parameters to achieve the transition between the different operational states.




Figure 17. A DCS FSM panel via which the low and high voltage of a tracker station is controlled.

The DCS also provides a user interface for configuring operational parameters of the power and interlock systems and an interface to a database to which operation-parameter configurations can be saved and extracted from. The DCS monitors approximately 600 parameters at a 1 Hz rate, collecting data at a rate of 1.3 kBytes/s.

The DCS also records time-series of the detector parameters, as well as the operational state and the detector status. The time series are archived for later retrieval in an Oracle database, which ensures the quality of the data collected at a particular time. Figure 18 shows an example of DCS values retrieved and monitored in Grafana.



Figure 18. Grafana dashboard of the DCS status overview during an ongoing combined system run. Metrics such as current tracker and PMT voltages, temperatures and power output are shown.

6 Commissioning and system performance

This section of the paper describes the TDAQ system commissioning in the three FASER commissioning phases introduced in section 1. The initial step of the system commissioning has been the qualification of the hardware and software components, which was achieved with basic testing and confirmation of the functionality. The subsequent step has been the assessment of the system performance, both of each component individually and of the full system combined. Results from both these steps are reported in the following sections, first for each component separately in sections 6.1–6.3, for the full DAQ system in section 6.4 and then for the full combined system with the complete detector connected in section 6.5. For all tests described in this section the system was sized up to what is required for the FASER experiment without yet accounting for FASER ν , i.e. for three tracking stations and three scintillator stations.

6.1 Digitizer standalone commissioning

The CAEN digitizer card and the Struck VME-to-Ethernet card were tested together using both signal generators and real PMT pulses with the digitizer self-triggering and the data read out over the Struck card either connecting directly to the Ethernet port on a Linux-based server or over a local network switch.

6.1.1 Digitizer trigger timing

A critical aspect of the digitizer trigger functionality is the trigger latency and in particular the jitter in the output trigger signals as well as their synchronicity. This was tested with different types of signals, with the most accurate test being a square pulse sent to multiple inputs with small (1–4 ns) relative delays to ensure a fixed expected ordering of the trigger signals. The trigger output signals are routed back to other input channels on the digitizer and the trigger signal arrival times can be compared to the arrival time of the pulses. During this testing, one board was found to have an additional 8 ns jitter on some channels in an irreproducible fashion. Once discovered, the board was promptly exchanged by the manufacturer.

6.1.2 Readout performance

The maximum readout performance of different configurations for the readout are tested by filling the digitizer buffer with 1000 triggered events and measuring the time needed to read those out. The best performance is found when using the highest speed VME64x readout protocol (2eSST320) and the VME-to-Ethernet card configured to send up to its maximum 32 Ethernet packets (with up to 1440 bytes of VME data per packet) for each data request sent by the readout application. As UDP is used for the network data transfer, data loss will occur in case a packet is dropped on the network as the VME-to-Ethernet card does not have the capability to resend a lost packet when more than one packet is sent per readout request. The data requests are therefore always done for a single full event or a small multiple of events, so that only that or those events are affected by any data loss. The amount of data requested should also stay below the maximum possible data transfer for a single data request $(32 \times 1440 \text{ bytes} = 45 \text{ kBytes})$ in order to have the maximum resilience in handling packet drops.

A maximum readout rate at the nominal 19 kBytes fragment size of more than 2.5 kHz has been demonstrated when reading out a single complete event per request as shown in figure 19. This corresponds to a maximum bandwidth usage of almost 50 MBytes/s or about half the maximum network link speed. Higher readout rates are possible if the readout window and thus event size is reduced, but the effective bandwidth goes down due to the additional overhead of pulling individual events. The readout rate can be further improved by requesting multiple events per readout request as long as the total data size fits inside the maximum 45 kBytes per readout request. With that a maximum readout rate of almost 4 kHz can be achieved for the nominal digitizer fragment size. A further increase can be achieved by switching to using the larger Jumbo Ethernet packets (a data payload of up to 7168 bytes per packet instead of 1440 bytes) with almost 5 kHz reached in standalone testing when requesting four events per readout request.

In combined running, the full readout rate has not been achieved as the available bandwidth is reduced by the additional TRB and TLB readout data. Furthermore the current digitizer receiver application is single-threaded meaning that a single thread is both receiving the data, decoding it and preparing it for transmission to the event builder, adding latency between receiving one event and requesting the next one. Running with the digitizer in the production DAQ system, the maximum readout rate when requesting just one event per request is measured to be 2.2 kHz for the nominal event size. This increases to about 2.8 kHz when requesting two events per readout request. It was not possible to test with Jumbo frames in the production system due to the lack of a direct network connection, but in the test system the rate increased to 3 kHz when requesting four events

per readout request. The multiple event requests slightly increase the risk of data loss and are not expected to be needed at the nominal FASER trigger rates, but could be deployed in case the physics trigger rates are higher than expected or for special high rate data taking.




Figure 19. Maximum achievable read out rate for the digitizer as a function of the event size for three different groupings of the events.

6.2 TLB standalone commissioning

The functionality of the trigger logic board described in section 3.4 is tested in a lab setup in which a signal generator is used to supply various configurations of signals to the CAEN digitizer and the digitizer trigger outputs are fed to the TLB. The results are verified by studying the signal inputs and outputs on an oscilloscope and / or analysing the data output from the board.

6.2.1 Signal timing

Input signals to the TLB can be individually timed via two functionalities to ultimately synchronise all input signals stably: a delay in increments of 1 BC up to 3 BCs total, and the option to sample an input signal on the falling or rising edge of the LHC clock. The input delay is tested by splitting the signal from a signal generator and purposefully delaying one of the signals by 30 ns (just over one LHC clock cycle) before feeding them to the digitizer. The TLB trigger LUT is configured to only trigger on the coincidence of the two input signals from the digitizer. Figure 20 shows two input signals, with a difference in arrival time of 30 ns, and the L1A signal sent out by the TLB. The L1A signal appears only once an input delay of 1 bunch-crossing is applied to the early signal, thereby showing that the TLB can successfully synchronise trigger input signals that would arrive at different times due to differences in signal processing, cable lengths and time-of-flight. The test is repeated for time differences of up to 3 clock cycles.




Figure 20. An oscilloscope image of two trigger input signals sent by the digitizer. The TLB is set to only trigger on a coincidence of the two input signals. Input signal 1 is purposefully delayed by 30ns (over 1 clock cycle). A delay of 1 clock cycle is applied on input signal 2 on the TLB, which has resynchronised the input signals to give rise to an L1A.




Figure 21. An oscilloscope image of a 2 kHz input signal sent from the digitizer to the TLB, and the subsequent TLB L1A signal, for different TLB prescale settings. The L1A signal appears only for every nth input signal where n is the prescale setting.

6.2.2 Rate control

The rate on the TLB is controlled either by prescaling individual trigger items or via the vetoing of triggers due to several sources described in section 3.4.

The prescale functionality is tested on a single 2 kHz input signal from the digitizer to the TLB. Oscilloscope images of the input signal and the TLB L1A signal are shown in figure 21 for prescale settings of 1, 2 and 3. It is shown that only every nth trigger gives rise to an L1A signal where n is the prescale setting.

Three veto sources asserted by the TLB itself are tested in the lab setup, namely the simple deadtime veto, the rate limiter and the bunch-crossing reset veto. The simple deadtime veto is tested




Figure 22. An oscilloscope image of a 10 MHz 10-pulse signal burst sent from the digitizer to the TLB, and the subsequent TLB L1A signal, for different TLB simple deadtime settings. For a simple deadtime of 0 BC, the L1A appears for 3 consecutive signals. For a simple deadtime of 10 BCs (250 ns), the 2 input signals following an L1A are vetoed. Only 3 L1As appear in total for a pulse burst due to the TLB rate limiter.

by supplying a 10 MHz 10-pulse signal burst to the digitizer-TLB system, as shown in figure 22 for a simple deadtime veto window of 0 and 10 bunch-crossings. While the former shows three L1A signals every 100 ns, the latter shows three consecutive L1A signals for every third input signal 300 ns after. The 2 input signals in between are vetoed as they lie within the 250 ns shadow of the simple deadtime veto. The results further demonstrate the rate limiter functionality, which has not allowed more than 3 L1A signals per burst, or per orbit. The rate limiter functionality is demonstrated again in figure 23. In this case the BCR signal from the TLB is fed into the digitizer. The rate limiter regulates the rate via a counter that increases upon an L1A and decreases by 1 on every 5th orbit. The veto sets in when the counter is above 3. Hence, the oscilloscope shot shows an L1A only for every 5th orbit signal, when the counter is decreased to 2 briefly, while the next 4 signals are vetoed.

6.2.3 Further trigger features

As described in section 3.4, the TLB has the capability to generate its own triggers, either at fixed or pseudo-random rate. Table 2 lists the average random trigger rate over 1 million triggered events for 8 different available settings on the TLB. The random trigger is shown to have a triggering range of 15 Hz–1.2 kHz.

Table 2. Measured random trigger rate over 1 million events for all 8 random trigger settings available on the TLB.

Random trigger average rate								
Setting	0	1	2	3	4	5	6	7
Measured avg. rate [Hz]	1.2k	500	180	130	90	40	20	15




Figure 23. An oscilloscope image of the bunch-crossing reset signal used as a trigger signal to the TLB, and the subsequent TLB L1A signal. Only every 5th BCR signal is shown to give rise to an L1A, as the TLB rate limiter has limited the triggers to 1 L1A every 5 orbits.

Other aspects are also verified; these include the BCR veto functionality and the expected BCID distribution in randomly triggered events, which is confirmed to be flat for BCIDs between 1 and 3555 and empty in the BCR veto window in BCIDs between 3556 and 3564. An essential functionality of the TLB is the coincidence logic, which leads to the final L1A; this is tested using multiple input signals and various LUT configurations.

6.3 TRB standalone commissioning

A detailed description of the functionality of the TRB can be found in section 3.5. An overview of the readout software is given in section 4.4. Detailed tests to qualify the hardware and the communication with it have taken place. These include tests of the serial communication with the TRB including access to all registers, of the communication with tracker modules and the readout of the module data. The performance of the readout has also been verified with a similar set-up and procedure as for the qualification of the hardware.

6.3.1 Hardware communication

The communication with every TRB is tested by first reading the firmware version from the hardware. The hardware addresses of the configuration registers depend on the firmware version. If this is successful all configuration registers are written with defined values that are compared to the ones returned upon reading from the registers. If no errors are identified the communication test is passed.

Every TRB can connect to up to eight tracker modules. Every tracker module may use two individual clock and data signal paths. The assignment of channel numbers to hardware connectors is initially tested by observing the clock and data hardware signals on the TRB connectors. Similarly the assignment of both clock and data lines to every module is tested in comparison to the one

selected in the TRB configuration. The basic communication with the attached tracker modules is tested by configuring the modules and checking the current consumption of the tracking modules, which change after a successful configuration. After that, the main configuration register of every module can be read back and compared to the expected value. If both tests are passed without errors the communication with the modules is established.

Lastly the data readout from the tracker modules is tested using calibration pulses. To this end the modules are configured with a default configuration. A high threshold is chosen to avoid a high noise occupancy. A number of calibration pulses inject charge into some tracker strips and the tracker modules are read out. The readout data is scanned on the fly for missing data and any error words from the TRB. Then the recorded data is analysed to show that hits are seen in the expected strips and that no errors from the modules are received.

6.3.2 Performance test

Two performance aspects are interesting for the TRB. Firstly, the speed with which calibration triggers can be sent to the TRB. Secondly, the maximum data throughput of event data from the TRB to the readout computer.

Data throughput. The theoretically possible raw data rate is given by the transfer speed on the GPIO board. For UDP this is 1 Gbit/s. The UDP protocol via IPv4 Ethernet has 66 bytes of header information in every UDP packet. The minimum size of a TRB event is 18 bytes, which leads to a minimum data rate of 26.8 MBytes/s. The TRB fills the UDP packet with all available data to the maximum payload size of 1472 bytes, which yields a maximum data rate of 120 MBytes/s.

The expected data rate at 0.04% occupancy typical during data taking is 18 bytes per module per event, yielding 150 bytes of module data per TRB per event. Including the TRB event information and overhead in the DAQ protocol the expected data rate is about 0.212 kBytes/event. With the worst case scenario trigger rate of 2 kHz this amounts to a sustained data rate of only 424 kBytes/s which is well below the limitations of the transport layers. Calibrations scans on the other hand lead to an occupancy of typically 25% of a module, corresponding to 288 bytes of data per module and an event size of 8.5 kBytes/event.⁵

The maximum achievable data throughput from the TRB to the readout PC has been measured by issuing repeated bursts of triggers of 1k events. Charge was injected into 1/4 of all strips to generate hits. The delay between the triggers was adjusted automatically by the TRB firmware to avoid an overflow of the data FIFO. The maximum recorded data rate was 51 MBytes/s with a trigger rate regulated to 6 kHz, limited by the rate at which data can be shipped from the TRB. During standard calibration scans, the TRB top rate is 10 kHz, achieved during a noise occupancy scan reading out 0.200 bytes/event.

6.4 DAQ software and server performance tests

To test the data flow through the DAQ applications, in particular the event builder and file writer applications, as well as the performance of the DAQ server, a set of simple front-end emulators and receivers is created. The emulators allow the generation of test data synchronously at an adjustable rate. These data are sent to the corresponding receivers using regular UDP packets. They are

⁵Due to data compression on the SCT chip, the module data size does not scale linearly with hit multiplicity.

subsequently transmitted to the event builder and beyond for assembly and recording. The size of each test data fragment can be adjusted to match that expected in data taking or for testing different aspects of the data flow.

The emulators have been used throughout the DAQ developments for testing and performance tuning. A final set of performance measurements is run on the production DAO server to confirm that the data taking will not be limited by the DAQ applications or the single DAQ server. We use the spare DAQ server to run fourteen front-end emulators, to emulate the full system connections (12 TRBs, 1 digitizer and 1 TLB). Each emulator has realistic fragment sizes leading to a total of about 20 kBytes/event. It is observed that it is possible to saturate the 1 Gbit/s Ethernet link between the servers with 5 kHz event rate without being limited by the DAQ processes. The busiest DAQ thread measures 65% single-thread utilization and corresponds to the one running the core thread of the event builder. The full event builder process runs at 200% multi-threaded single-core utilization and the file writer runs at 80%. This demonstrates that the limiting factor will be the network link and not the DAQ server. Reducing the size of the emulator for the digitizer to avoid the network link limitation, we obtain a maximum rate of 12 kHz; in this case, the event builder is no longer able to sustain the rate as the fragment queue in the connection to the event builder saturates. With the number of front-end emulators reduced from fourteen to eight the system is able to reach 20 kHz, beyond which the fragment drop rate to the event builder becomes nonzero. This indicates that further throughput could be reached by merging fragments in multiple steps, though this will not be needed for the FASER experiment. Finally, running with two front-end emulators on the production DAO server to avoid network and event builder limitations, the file writer limit is reached at a recording rate of 235 MBytes/s.

6.5 Combined system measurements

The TDAQ system is thoroughly stress tested with the complete detector connected after the installation of the FASER components in TI12. The PMT signals at each scintillator or calorimeter station are mapped to a final trigger item output of the TLB using a combination of digitizer logic and TLB trigger LUT logic, as indicated in table 3. A trigger fires in the case of signals in any calorimeter module, in the top or bottom part of the timing station, in either of the veto layers or in the preshower layer.

The rate breakdown of each trigger item is shown in figure 24. The final total rate is around 16 Hz of cosmics / background noise events. All 9 tracker planes of the main part of the FASER detector (i.e. excluding the interface tracker for FASER ν) are active. The initial step to commissioning the complete integrated TDAQ system is the timing in of all sub-components to ensure that each component is reading out data from the same bunch-crossing (coarse timing) and that the data is well-sampled in the readout window (fine timing). Following that, the full system is stress tested by running at various high rates as well as running in cosmics mode whenever possible.

6.5.1 Time tuning of combined system

Both the timing for the PMT and tracker components need to be tuned for data taking for a synchronised system.

The arrival times of PMT signals in the final system are initially not synchronised, evidenced by a comparison of the waveforms recorded by the digitizer in figure 25. The calorimeter pulses

Table 3. Mapping of the PMT signals to final TLB trigger item. The PMT name indicates the source of the signal. The names are not introduced or explained, they can only be treated in the context of this paper as separate signals.

PMT	Digitizer	TLB Trigger	TLB Trigger	TLB Trigger
	Logic	Line	Logic	Item
Calo Bottom PMT 1				
Calo Bottom PMT 2	OR	0		
Calo Top PMT 1				
Calo Top PMT 2	OR	1	OR	0
Veto 1st Layer PMT 1				
Veto 1st Layer PMT 2	AND	2		
Veto 2nd Layer PMT 1				
Veto 2nd Layer PMT 2	AND	3	OR	1
Timing Top Left PMT				
Timing Top Right PMT	AND	4		
Timing Bottom Left PMT				
Timing Bottom Right PMT	AND	5	OR	2
Preshower PMT 1				
Preshower PMT 2	AND	6	_	3

arrive around 20 ns earlier with respect to the scintillator signals on account of differing PMT transition times and time-of-flight, and thus always trigger the event. The 1 BC misalignment can also be detected in TLB physics event data which encodes detected input signal bits in both the current and following bunch crossing. An input delay of 1 BC is set on the TLB for the calorimeter input channels to synchronise all trigger channels.

In the case of the tracker, a coarse timing step is performed to tune the arrival of the L1A/BCR signal to the SCT modules so as to adjust for the tracker readout internal pipeline of 132 bunch-crossings described in section 3.5. The inherent signal propagation delay reduces the additional time that the L1A signal is held back before being transmitted to the SCT modules:

```
D<sub>L1A</sub>[BCs] = 132 - 1 (PMT transition)
- 16 (TLB+digitizer signal processing)
- 5 (TRB L1A to SCT modules)
- 7 (SCT L1A decoding + SCT latency)
- 3 (cable latency)
= 100 BCs
```

For each tracker hit the data encodes a 'hit pattern': a 3-bit word corresponding to whether the hit signal was over threshold in each of the three bunch crossings that are read out. The first bit corresponds to the bunch-crossing before the L1A, the second bit is the same bunch-crossing as the L1A and the third is the bunch-crossing after. For the system to be correctly timed in, hits corresponding to tracks from a collision event should follow a '01X' hit pattern: nothing in the first bit, over threshold in the second bit, and no requirement on the third bit.

The final coarse delay for tracker data is determined by measuring the hit patterns in cosmic ray data and tuning the delay until the largest fraction of events exhibit a hit in the central bunch-crossing in the 3 bunch-crossings hit readout window. As predicted, a final baseline tuning of 100 BCs proved correct for centering hits in the 3 BCs readout window. This is demonstrated in figure 26.

A tracker hit can be more precisely centered via a 390 ps fine time adjustment on the TRB described in section 3.5. This fine timing adjustment functionality can already be verified using the timing of cosmic ray signals with respect to the (LHC) system clock cycle. This is demonstrated in figure 26, where the majority hit pattern is shown to shift with fine time adjustment at constant system clock phase. This figure also shows that we can achieve a fine timing that guarantees '01X' hit patterns for a physics signal synchronised to the LHC clock.

The final fine-time tuning for data taking will be performed with high energy muons from the proton-proton collisions synchronised to the LHC clock. The detector will be tuned relative to the timing scintillator station. The incoming particle time-of-flight will be adjusted for at each tracker layer by tuning the L1A coarse time delay as well as fine time delay of each TRB. This will be determined via an analysis of first collision data: following a scan over a viable fine time range, the fine time that maximises centred '01X' hit patterns for hits on good quality reconstructed tracks will be adopted.




Figure 24. Individual (stacked) and total trigger rates for a multi-day full system cosmics data taking run. Each physics trigger item is mapped to a different scintillator or calorimeter station. A \sim 1 Hz prescaled random trigger is also included.




Figure 25. Signal waveforms as digitized by the digitizer during a cosmic ray event with a muon passing through both the preshower station (red) and a calorimeter module (green). Cable lengths are identical, but the calorimeter signal arrives around 20 ns earlier than the preshower due to the difference in PMT transition time (roughly 23 ns) as well as time-of-flight differences (roughly 2 ns).

Once the event data for each subdetector is verified to be in the center of the readout window, it is further cross-checked that all fragments from a common event are assigned the same BCID. Since the digitizer runs at its own clock frequency, the calculation of its BCID is only accurate to within \pm 1 BC, while the TRB and TLB BCIDs are expected to match exactly. Due to different internal processing delays on the TRB, its BCID in firmware is offset by a constant 9 BCs with respect to the TLB. This is corrected for in the TRB receiver software. During data taking, fragments are combined through a common event ID but the BCIDs are verified to agree within tolerance, and result in a real-time alert and an event error flag if they differ.

6.5.2 TDAQ system stress testing

A FASER physics trigger rate of 500–1000 Hz is expected during proton-proton data taking. It is therefore imperative that the full integrated system is stress tested at much higher rates than observed during cosmics runs. This section presents the current performance and bottlenecks of hardware and software readout of the complete integrated FASER TDAQ system.

Figure 27 displays trigger and veto rates during a high rate test with all connected digitizer readout channels enabled (maximum data throughput), demonstrating the system functionality of regulating rate to avoid hardware components toppling over. To achieve the range in input trigger rates, a noise signal from a pulse generator was used and its amplitude adjusted to generate random signals at rates between 250 Hz to 5.3 kHz.

The hardware trigger system automatically regulates the rate via the TLB rate limiter and busy signals asserted by the digitizer in the case of an overfilled readout buffer, and by the TRBs during event readout. The digitizer was set to its minimum performance configuration of one event per readout. The maximum recorded event rate achieved was 2.2 kHz - limited by the rate limiter as well as digitizer. At rates up to 900 Hz, the deadtime is dominated by the tracker busy signal contributing up to a fraction of 0.7%. The rate limiter is the dominant source of deadtime from 900 Hz to 4 kHz up to a fraction of 42%. Once the run hits the maximum rate limiter allowed output rate, the digitizer begins to build up to a constant deadtime, though this can be removed by




Figure 26. Stacked distribution of track hit patterns (3 BCs readout window) in cosmic ray data as a function of the timing of the triggering PMT pulse with respect to the system clock. The distribution of the timing is shown with the continuous dark line. The system clock is digitized at the digitizer and read out together with the PMT pulse. Four different track fine time settings are shown with a common coarse delay of 100 bunch-crossings. In the final system, tracker hits from particles originating from physics collisions are expected to be narrowly centered around a fixed ΔT and the tracker fine timing tuned to maximise the '01X' hit patterns for such hits.

reading out two events per request. Final hardware performance metrics during the stress test run of figure 27 are summarised in table 4.

The FASER DAQ software has proven itself to handle the full integrated TDAQ system up to the maximum hardware readout limited rate of 2.2 kHz and throughput of 47 MBytes/s. The FASER DAQ software runs 26 separate modules in parallel: the digitizer and TLB receivers, 9 tracker receivers, 1 event builder, 1 file writer and finally 13 monitoring applications. The configuration time at run start is 25 seconds, limited by the tracker receivers which set the threshold configurations for each strip of each chip of the connected tracker plane in sequence. The maximum CPU consumer is the event builder while sending data out via the different output streams to both the file writer and monitoring applications. The digitizer receiver application is the next highest CPU consumer, but at less than half the event builder CPU. The memory usage for each application during high rate tests and after multiple days of running in cosmics mode, is found to remain level at around the 0.1% level.




Figure 27. A stress test run with increasing input trigger rate to probe the system readout limitations and hardware component functionality in regulating rate. The triggered and recorded event rates are shown, along with the vetoed event rate due to the digitizer busy assertion, tracker busy assertion and rate limiter. The digitizer readout buffer event occupancy is shown for comparison (right y-axis). The digitizer buffer threshold is 1000 events.

Table 4. Hardware Readout performance metric measurements from the stress test run at various input rates and simple deadtime window of 150 BCs is shown in figure 27. Lost events and BCID mismatches are measured to be zero in all cases. Those as well as the global deadtime are the metrics that are aimed to be minimised in these tests.

Avg input trigger rate	Global deadtime	Max deadtime source	Data throughput
500 Hz	0.9%	tracker	10 MBytes/s
1.2 kHz	3.5%	rate limiter	26 MBytes/s
2.2 kHz	16.4%	rate limiter	47 MBytes/s
3.2 kHz	33.8%	rate limiter	47 MBytes/s
5.3 kHz	59.4%	digitizer	47 MBytes/s

The system deadtime as a function of rate was verified in a lab setup using an advanced pulse generator to achieve a Poissonian distribution of input trigger signals. The lab setup used three tracker readout boards connected to a tracker plane each, as well as the spare TLB and digitizer boards. The measured deadtime of each source is shown in figure 28. The coloured bands show the fluctuating range of predicted deadtime, for a simple deadtime window set to 150 BCs. The measured data points are found to be in agreement with prediction. For our triggering range of interest of 500–1000 Hz, the global deadtime varies from 0.7% to 1.8%. The rate limiter becomes the dominant source of deadtime at a rate of around 775 Hz and a rate limiter deadtime of 0.35%.

7 Summary

The FASER experiment at the CERN LHC is getting ready for data taking in Run 3. For smooth operations and highly efficient data collection, a robust TDAQ system is required. The system has




Figure 28. The measured deadtime fraction in percentage due to various sources as a function of input trigger rate is shown for a combined system run in a lab setup. Random triggers were generated using the noise signal of a signal generator as described in the text. Bands indicate the expected deadtime generated by running a trigger simulation. The simple deadtime window setting was 150 BCs, and the tracker busy duration was measured to be 168 BCs.

been developed and tested in standalone and combined modes. The hardware and software of the FASER TDAQ system is proven to run robustly: the system can sustain stable running for multiple days and at high rates without the loss of events or mis-assigned event fragments. The system achieves a maximum performance of an output trigger rate of 2.2 kHz, corresponding to a data throughput of 47 MBytes/s. The primary limit is a built-in rate-limiter. In the current setup the digitizer would be the next limiting factor, unless the readout digitizer window, and therefore the event size, is reduced. The DAQ software operates stably with 26 processes running in parallel. The highest CPU consumer is the event builder while sending data over all output streams. The commissioning work will continue with further stress-testing and long-term runs with cosmics data taking, until the physics data taking starts in 2022.

Acknowledgments

We thank the technical and administrative staff members at all FASER institutions for their contributions to the success of the FASER effort. The FASER collaboration is grateful to the CERN EP-DT team for their contributions and assistance to the DAQ software developments, to the CERN SY-BI group for their support in setting up the BOBR card and to the CERN IT-CS group for their assistance with the networking. We thank the ATLAS SCT Collaboration for donating spare SCT

modules to FASER, the LHCb Collaboration for the loan of the calorimeter modules, and the ATLAS TDAQ Collaboration for the loan of old HLT servers which have been used by FASER. This work is supported in part by Heising-Simons Foundation Grant Nos. 2018-1135, 2019-1179, 2020-1840, Simons Foundation Grant No. 623683, U.S. National Science Foundation Grant Nos. PHY-2111427, PHY-2110929, and PHY-2110648, JSPS KAKENHI Grant Nos. JP20H01919, JP20K04004, and JP21H00082, and by the Swiss National Science Foundation.

References

- [1] FASER collaboration, Letter of intent for FASER: ForwArd Search ExpeRiment at the LHC, arXiv:1811.10243.
- [2] FASER collaboration, Technical proposal for FASER: ForwArd Search ExpeRiment at the LHC, arXiv:1812.09139.
- [3] J.L. Feng, I. Galon, F. Kling and S. Trojanowski, ForwArd Search ExpeRiment at the LHC, Phys. Rev. D 97 (2018) 035001 [arXiv:1708.09389].
- [4] FASER collaboration, FASER's physics reach for long-lived particles, Phys. Rev. D 99 (2019) 095011 [arXiv:1811.12522].
- [5] FASER collaboration, *Detecting and studying high-energy collider neutrinos with FASER at the LHC*, Eur. Phys. J. C 80 (2020) 61 [arXiv:1908.02310].
- [6] FASER collaboration, Technical proposal: FASERnu, arXiv:2001.03073.
- [7] K. Halbach, Design of permanent multipole magnets with oriented rare earth cobalt material, Nucl. Instrum. Meth. 169 (1980) 1.
- [8] ATLAS SCT collaboration, *The ATLAS semiconductor tracker (SCT)*, *Nucl. Instrum. Meth. A* **541** (2005) 89.
- [9] LHCb collaboration, The LHCb electromagnetic calorimeter, J. Phys. Conf. Ser. 160 (2009) 012047.
- [10] M. Boretto, W. Brylinski, G. Lehmann Miotto, E. Gamberini, R. Sipos and V.V. Sonesten, *DAQling:* an open-source data acquisition framework, *EPJ Web Conf.* **245** (2020) 01026.
- [11] WinCC open architecture portal webpage, https://www.winccoa.com/.
- [12] *Timing, Trigger and Control (TTC) systems for the LHC webpage*, http://ttc.web.cern.ch/TTC/intro.html.
- [13] J.-J. Savioz, *The beam synchonous timing receiver interface for the beam observation system*, Tech. Rep. LHC-BOBR-ES-0001, CERN, Geneva, Switzerland (2003).
- [14] CAEN, VX1730/VX1730S 16/8 channel 14 bit 500 MS/s digitizer webpage, https://www.caen.it/products/vx1730.
- [15] Struck innovative systems, SIS3153 USB3.0 and ethernet to VME interface webpage, https://www.struck.de/sis3153.html.
- [16] FASER DAQ: top level software for the FASER trigger and data acquisition system webpage, https://gitlab.cern.ch/faser/online/faser-daq.
- [17] DAQling: a software framework for the development of modular and distributed data acquisition systems webpage, https://gitlab.cern.ch/ep-dt-di/daq/daqling.
- [18] ZeroMQ webpage, https://zeromq.org/.

- [19] R. Murillo García and G. Lehmann Miotto, *A revised design and implementation of the ATLAS log service package*, Tech. Rep. ATL-DAQ-PROC-2010-056, CERN, Geneva, Switzerland (2010).
- [20] GPIODrivers: control and read-out libraries for FASER's UNIGE general purpose electronic boards webpage, https://gitlab.cern.ch/faser/online/gpiodrivers.
- [21] Supervisor daemon webpage, http://supervisord.org/.
- [22] InfluxDB webpage, https://www.influxdata.com/.
- [23] redis webpage, https://redis.io/.
- [24] Grafana webpage, https://go2.grafana.com/grafana-cloud.html.
- [25] Vue JavaScript framework webpage, https://vuejs.org/.
- [26] Flask web development, https://flask.palletsprojects.com/en/2.0.x/.
- [27] The Modbus organisation webpage, https://modbus.org/.
- [28] Wiener universal multichannel low- and high- voltage system webpage, https://www.wiener-d.com/product/mpod-full-size-crate/.
- [29] NetIO PowerPDU 4C webpage, https://www.netio-products.com/en/device/powerpdu-4c.