

MEC - A Microprogrammable Computer for the Fisher/GEC-Elliott Camac System  
Crate

D. Notz and K. Rehlich

Abstract

In large experiments the readout of different components and the formatting of data in a computer becomes more and more timeconsuming. It is therefore necessary to use I/O devices with intelligence so that data are prepared in such a way that no further formatting is needed. We describe in this paper a microprocessor of 200 nsec cycletime which reads out part of the equipment of the TASSO experiment at PETRA. The processor resides in a Fisher/GEC-Elliott system crate and is able to readout and format complete events keeping the online computer free for monitoring services.

Zusammenfassung

In großen Experimenten nimmt die Zeit zum Auslesen und Formatieren der verschiedenen Komponenten immer mehr zu. Es ist daher notwendig, Ein-/Ausgabegeräte mit Intelligenz zu benutzen, die die Daten soweit aufbereiten, daß keine weiteren Umformungen mehr nötig sind. Wir beschreiben in dieser Arbeit einen Mikroprozessor mit 200 nsec Taktzeit, der einen Teil des TASSO-Experiments ausliest. Der Prozessor befindet sich in einem Fisher/GEC-Elliott system crate und kann komplette Ereignisse auslesen und aufbereiten. Dadurch wird der Hauptrechner frei für andere Überwachungsfunktionen.

Content	page
I.1 Introduction	3
2 The TASSO online computer configuration	5
3 The CAMAC interface	5
4 Demands for the microcomputer	6
II.1 The arithmetic and logical unit ALU	7
2 The sequencer	8
3 The pipeline register	9
4 The microprogram memory	10
5 The data memory	10
6 CAMAC command and data register	11
7 The internal bus	11
12	12
12	12
12	12
13	13
14	14
15	15
15	15
16	16
16	16
19	19
21	21
22	22
23	23
24	24
25	25
26	26
26	26
27	27
27	27
27	27
29	29
30	30
31	31
33	33
36	36
38	38
Appendix	
A Program to read pattern units, ADCs and TDCs	
B The monitor and test program	
C Hardware descriptions	
III. Programming the microprocessor	
1 The microprogram word	
2 The label field	
3 ALU destination field	
4 The ALU function field	
5 The ALU source field	
6 The register address fields	
7 Field for bus destination	
8 Field for bus source	
9 The field for the sequence controller	
10 The field for constants	
11 The shift linkage control field	
12 The carry-out multiplexer field	
13 The carry-in multiplexer field	
14 The test multiplexer field	
15 Memory select	
16 Memory write	
17 CAMAC request	
18 Error indicator	
19 Busy indicator	
20 Multiply bit	
IV. Developing programs on the microcomputer	
V. An example: Program to read pattern units, ADCs and TDCs	
VI. Outlook	

1.1 Introduction

The TASSO detector at PETRA is a large solenoidal detector which allows the measurement of charged particles and photons in almost the full solid angle [1].

Fig. 1 shows a side view of the TASSO detector. It consists of a large magnetic solenoid, 440 cm long and 270 cm in diameter. The field is about 0.5 Tesla parallel to the beam axis. The solenoid is filled with tracking chambers and time-of-flight counters. The energy of photons and electrons is measured by liquid argon counters surrounding the solenoid on top, on the bottom and in the forward direction. The hadron arms are used for particle identification at higher momenta: they are equipped with plane drift chambers, Čerenkov counters, time-of-flight and shower counters. 50 % of the solid angle is covered by muon chambers behind 60 cm of iron. A forward detector allows both measurement of the luminosity by small angle Bhabha scattering and the detection of  $\gamma\gamma$  scattering.

The 15 different components in the experiment are summarized in Table 1. The total number of channels or addresses is of the order of 27756. These data must be controlled and formatted into separate blocks or banks to make further analysis easier.

In the TASSO experiment standard CAMAC controllers (ALA2) and branch highways are used. This standardization is needed to allow each of the 9 collaborating institutes to test their equipment at home. Special read only crate controllers could not be used because they have the disadvantage that one cannot write data for thresholds or corrections to the readout electronics.

Looking at the electronics of the different components one can distinguish between 8 different readout systems:

Device	CAMAC module
1) Pattern units (Latches)	EGG/ORTEC C144
	24 bits/unit, 2 slots/unit
2) Camac Addressable ADCs	LRS2249
	12 channels/unit, 1 slot/unit
3) ADCs with own controller	LRS2280
Single channels are not addressable by CAMAC	48 channels/unit, 1 slot/unit
4) Camac addressable TDCs	All channels controlled by one processor
	LRS2228, EGG/ORTEC TD811
	8 channels/unit, 1 slot/unit

- 5) Drift chamber TDCs
- 6) Proportional chamber readout system also for muon chambers
- 7) ADCs for barrel liquid Argon counters
- 8) ADCs for endcap liquid Argon counter

LRS 2770A  
56 channels/unit, 3 slots/unit  
RHEL 540  
All channels connected to one unit. 2 slots/unit  
DESY system CADAS  
48 units with 320 channels/unit  
1 slot/unit  
Aachen system  
5 units with max 1024 channels/unit, 1 slot/unit

Only part of the electronic information can be transferred to the computer via the standard DMA which operates in two modes [2].

a) The data are read out from one CAMAC station until there is no Q response from CAMAC. In this mode the proportional chambers and the ADCs with controller (LRS2280) can be read out.

b) The DMA can address one CAMAC slot after another. In this mode up to 16 addresses maximum per slot can be selected by the DMA. Only the pattern units and direct addressable ADCs and TDCs can be read out. But for these devices we are interested only in those ADCs and TDCs for which the corresponding bit is set in the pattern unit.

To conclude: All devices apart from the proportional chamber and the LRS2280 ADCs require a special readout which needs a lot of readout and formatting time in the online computer.

The MEC microprocessor should read out the whole information for an event and format different banks for the various components. These banks (Tab. 2) will not be changed by the analysis programs on online and offline computers. An example of a bank is shown in Table 3. Internally a bank contains pointers and length information of different groups, drift chamber cylinders or muon chambers and within a group the wire addresses start from zero. The offline programs can therefore extract quickly the no. of addresses in a certain chamber and compute coordinates.

In the second chapter the interface and the structure of the microprocessor is explained. Programming of the processor is explained in chapter three, testing and program development in chapter four and a program example is presented in chapter five. Three appendices give more information about a program to read part of the experiment, the monitor program to test the processor and the hardware realization.

#### I.2. The TASSO online computer configuration

The online computer and its periphery is shown in Fig. 2. We are using a NOR10/50 computer (512Kbytes memory) with two 66 Mbyte discs, floppy discs, card reader and terminals. The system and all user files are stored on one disc, and a copy of the system and a buffer area for data are placed on the second disc. The experiment is monitored by two colour TVs and steered by a touch panel on which all relevant commands are shown to the experimenter (therefore one does not have to learn the commands). With a tracker ball and a cursor one can select histograms or part of the event display to see an enlarged frame. Results are printed at the end of each run on an electrostatic printer/plotter which is also connected to two graphic terminals.

Data are taken via the CAMAC I/O port, buffered on the second big disc and then transferred to the computer centre. Here data are stored on a disc and then copied to tape.

#### I.3. The CAMAC interface

Interfacing of CAMAC to the online computer is done by the commercial System Crate produced by Fisher/BEC-Elliott. It mainly consists of three components:

- 1) The executive controller handles CAMAC requests from different source modules. In our case the online computer, the DMA module and the MEC microcomputer have access to all CAMAC branches and are "source" modules.
- 2) The branch couplers connect a standard CAMAC highway with 7 crates maximum to the system crate.
- 3) The interface of the online computer. This interface is computer dependent whereas the branch couplers and the executive controller are standard modules.

In our experiment the NOR10 computer is connected to the system crate with 2 modules for programmed transfer, one module for interrupt handling and three modules for DMA.

The branches and crates are standard CAMAC which is commercially available. This enables the collaborating institutes to build and test their equipment in their own workshops using available infrastructure and test aids. In the experiment 5 branches with 24 crates are needed (Fig. 3). The crates are positioned near the readout electronics in 4 different areas: central electronics, north arm, south arm and control room. The distance between these areas and the computer varies from 30 m to 70 m.

#### I.4. Demands for the microcomputer

The total number of channels, wires, bits which contain the information of a single event could be rather large. (Typical event length 3000 - 4000 words). Hence a large memory for parameters and data storage is needed. We use a memory of 8k words with 16 bit word length. The frequency of triggering at design luminosity of PETRA is estimated to be 20 Hz approximately. Therefore the time for readout, formatting of data and transfer to the online computer must be less than 50 msec. The microcomputer must be fast; a cycle time of 200 nsec is chosen. In experiments of this magnitude the overall configuration is not fixed: some components get improved electronics, and other equipment is added or replaced. A readout system must be flexible or - in other words - programmable.

The MEC microprocessor has the following properties:

- 1) Programmable. Programs are stored in a PROM or in a separate card in a RAM. Storage size for the microprogram: 1K words, 64 bits/word
- 2) 200 nsec cycletime
- 3) Memory for parameters and data: 8k words, 16 bit/word
- 4) Two slot wide CAMAC module with PROMs or three slots, if microprogram is stored in a separate RAM.

II. Structure of the microcomputer

The system of the microcomputer is shown in Fig. 4. It is built using four-bit slices manufactured by Advanced Micro Devices [3]. One can distinguish between several blocks:

- 1) The arithmetic-logical unit (ALU) performs the arithmetic and logical operations.
- 2) The sequencer computes the next microprogram address depending on internal or external conditions.
- 3) A pipeline register increases the speed of the processor because the information of the microprogram memory is available at the rising edge of the clock cycle. During execution of one instruction the following instruction is placed into the pipeline register. Hence conditional jumps can be executed in the following instruction at the earliest.
- 4) The microprogram memory contains the microcode which can be stored into a PROM or into a RAM on an additional CAMAC card.
- 5) Data and parameters are stored in a memory which can be accessed by the microcomputer and via CAMAC by the online computer to store parameters and to read event information.
- 6) CAMAC command and data register contain the CAMAC function, CAMAC addresses BCMA and results of the CAMAC cycle.
- 7) The internal bus connects all these blocks to transfer information.

II.1 The arithmetic and logical unit ALU

In the following we assume that the reader is familiar with the slice processors of the AMD 2900 series [3-5]. We repeat here only the main features. The position of the ALU inside the MEC microprocessor is shown in Fig. 4. Four AM2901 slices are connected forming a 16 bit processor. The internal structure of a single AM2901 can be seen in Fig. 5. The ALU has two input paths R and S which are combined by the operation  $(R + S, R - S, S - R, R \cdot S, R \wedge S, \dots)$ . The result F can be strobed onto the external bus and internally written to one of the 16 registers or to the shift register Q. Before storing the data they may be shifted by one position. The information of the most and least significant bit depends on the four selectors 74253. This allows logical shifts, arithmetic shifts and rotations (Fig. 6): double shifts with a combined Q register for multiplication and division are also possible. The carry is generated by a lookahead carry generator AM2902

II.2 The sequencer

The address of the next instruction is prepared by the sequencer and may depend on external or internal conditions. The size of the microprogram memory is 1024 words long. Three AM2911 sequencer modules with four bits each are needed for addressing. The AM2911 contains a multiplexer, an incrementer, a microprogram counter and a stack of four words depth (Fig. 7). In some computers the return addresses in subroutine calls are stored in the first word of the subroutine or in a save area file. This scheme does not work for microcomputers because the program can also be stored in a non-writable PROM. All microcomputers dispose of a stack for storing of addresses. The depth of four in our case restricts subroutine calls to the fourth level. The next address multiplexer can take the next address from four sources as input:

- 1) Microprogram counter. This counter is incremented by one at each clock cycle.
- 2) Stack register: The stack is loaded with return addresses of subroutines or with addresses of a beginning of a loop.
- 3) Data from the internal bus used in jump operation. The address is provided by the pipeline register
- 4) Address from the mapping PROM.

The three sequencer modules are steered by a 29811 address controller. It pushes/pops data on to the stack and gates the multiplexer input (Fig. 8). Its action may depend on one test input. This input is connected via an inverter and a multiplexer to all possible external conditions: (FALSE,  $A \geq B$ ,  $A < B$ , EVENT START, CAMAC Q, CAMAC DATA ready,  $F = 0$ , COUNTER = 0...). All these conditions may or may not be inverted. The conditions on results produced by the ALU ( $A \geq B$ ,  $F = 0, \dots$ ) are set by the previous instruction. Therefore two microcycles are needed for a conditional branch.

The sequencer is further equipped with a hardware counter (Three 74163). This counter is very useful for loops. The number of loops is stored into the counter taking the information from the pipeline register. Then a set of commands is repeated just by a conditional branch and testing whether the counter has reached zero. When loading the counter with a negative loop index care must be taken of the fact that the 74163 produces a carry out when reaching -1. The final carry is produced by a ripple carry for the three 74163's and is stable only after some delay: so a one level pipelining is done here. As a consequence the carry bit is stable at the next cycle. The loop index must therefore be decreased by two and its complement value should be stored into the counter.

II.3 The pipeline register

In a memory the data are stable at the output after some delay (~70 nsec). This delay is not negligible compared to a cyletime of 200 nsec, so to avoid a slowdown the microinstruction which is about to be executed is stored in a pipeline register and, simultaneously, the address of the next microinstruction is applied by the sequencer to the microprogram memory. The contents of that word are then set up at the input of the pipeline register.

The pipeline register is built up by different chips. 3 AM2910's strobe the data onto the internal bus to load the ALU or the sequencer with the next address. A 74175 is used for the test multiplexer and one 74174 for the sequencer controller. Two 74374's latch the instructions to the ALU and a 74273 is used for the shift selectors, carry selectors and other selectors or control bits.

II.4 The microprogram memory

The memory of the microcomputer has a capacity of 1024 words with 64 bits/word. The microprogram is stored in 8 82S181 PROMS. Using PROMS has the advantage that it is not necessary to load the memory after each power fail. The disadvantage is the decreased flexibility and the impossibility of testing the device. We therefore produced in addition an external memory of the same size which can be loaded and controlled by the online computer. This memory (PROM simulator) can operate in two modes:

- 1) Seen from the online computer it is a 4k word memory with 16 bits/word which can be loaded and read out. In this mode the memory can also be used to test CAMAC transfer, DMA, etc.
- 2) Via special cables the memory is connected to the microprocessor's PROM sockets. The processor selects 64 bits/word. The current address of the processor is also readable by the main computer and indicated by LEDs. This configuration is the essential tool for testing the microprocessor and developing programs. See chapter IV for more details.

II.5 The data memory

For data and parameters a 8k words, 16 bits/word memory is used (Fairchild 93471). Parameters for CAMAC addresses and data structure are stored into the memory by the online computer. When the memory is accessed via CAMAC the microcomputer has to be stopped. The access to the memory is controlled by a counter which is incremented after each read or write cycle allowing DMA transfer. When the microcomputer wants to transfer data to the memory it has first to set the memory address register by a previous instruction.

II.6 CAMAC command and data register

Before requesting a CAMAC cycle the CAMAC command must be loaded into the command register. This register is 24 bits long and contains the CAMAC address and function.

Crate bus	F F F F F W W W 16 8 4 2 1 14 13 12	W W W W W W 10 9 8 7 6 5	W W W W A A A A 4 3 2 1 4 3 2 1
Meaning	F F F F F B B B 16 8 4 2 1 4 2 1	C C C N 3 2 1 16	N N N N A A A A 8 4 2 1 8 4 2 1

F = CAMAC function, B = Branch address, C = Crate address, N = Slot number, A = Subaddress

After loading the register the microcomputer gives a request to the system crate controller via the daisy chained arbitration highway. If no module with higher priority need the CAMAC periphery the executive controller allows

the MEC to be MASTER on the crate. Then the command register is strobed onto the data way and one CAMAC cycle is generated.

The result of the transfer is stored into 24 bit data registers and a data ready bit is set. This bit can be tested by the microprogram and is cleared if the data are transferred to the ALU or to the memory.

II.7 The internal bus

The structure of the internal bus is shown in Fig. 4 . It has 5 sources

1. ALU
2. Pipeline register
3. Camac data register low
4. Camac data register high
5. Data memory and 5 destinations
1. ALU
2. Data memory
3. Memory address register
4. Camac command register low
5. Camac command register high

Data can be transferred between all sources and destinations allowing a lot of flexibility. See chapter III.7 for more details. Within one cycle during bus transfer the counter of the sequencer and an ALU's registers can be loaded independently.

III Programming the microprocessor

The microprocessor's memory for microcode is 1024 words long with a word length of 64 bits. Small programs of the order of 10-30 instructions (2000 bits) can be written directly in binary code whereas programs of the order of 200 or more instructions (10 000 bits) should be developed with the help of an assembler. In this chapter we describe an assembler which is written in FORTRAN and is therefore machine independent. The microprogram is written on a bigger computer using well known editors and file systems and afterwards translated. The address computation and syntax checks are done by the assembler which also produces a listing and a binary dump. The binary code is then loaded into a PROM Simulator and the program can be tested by a monitor program. In chapter IV more details are given how programs are developed.

III.1 The microprogram word

The structure of the microprogram word is shown in Table 4. As we have seen in Figs. 4, 6 and 8 one can distinguish different blocks of the microprocessor. Each block is connected to some part of the microprogram word. The different fields are mainly:

- 1) Field for the ALU: Function and registers
- 2) Field for the sequencer: Branch instructions
- 3) Field for the bus: Destination and source
- 4) Fields for test and shift multiplexers
- 5) Field for constants: Addresses, counter or numerical constants
- 6) Bits for status of the processor.

In the assembler these fields are grouped in a way that the instructions which are used frequently are placed in the beginning of a line with 72 columns. Each line starts with a label field followed by the fields for the ALU, bus destination and source, sequencer information etc.

ALU	B U S	DCU	carry test
Label	dest. func.	so. reg. dest.	so. inst. const. shift out in MPX
LLLLL	DDDD	FFFF	SS B A DDD SSS IIII LNNNNN SSSS OO II TTTT M W C E B M

If no instruction is inserted in a field, code 0 is inserted in the microcode apart from the sequencer field where the code 14g (CONTINUE) is used.

III.2 The label field

The first five columns may contain labels which can be used as addresses in branch operations. These labels are arbitrary decimal numbers like those in FORTRAN. If the star is printed in the first column the line is a comment and

is not used for ALU operations. A functional location of a program is shown in Fig. 13



III.9 The field for the sequence controller

Columns	32 - 35
Bitposition	10 - 13
Code	Mnemonic
0	JZ Jump to Address Zero
1	CJS Conditional Jump to Subroutine with Jump Address in Pipeline Register
2	JMAP Jump to Address at Mapping PROM Output
3	CJP Conditional Jump to Address in Pipeline Register
4	PUSH Push Stack and Conditionally Load Counter
5	JSRP Jump to Subroutine with Starting Address Conditionally Selected from Am2911 P-Register or Pipeline Register
6	CJV Conditional Jump to Vector Address (Not realized in our hardware)
7	JRP Jump to Address Conditionally Selected from Am2911 R-Register or Pipeline Register
8	RFCT Repeat Loop if Counter is not Equal to Zero
9	RPCT Repeat Pipeline Address if Counter is not Equal to Zero
10	CRTN Conditional Return from Subroutine
11	CJPP Conditional Jump to Pipeline Address and Pop Stack
12	LDCT Load Counter and Continue
13	LOOP Test End of Loop
14	CONT Continue to Next Address
15	JP Jump to Pipeline Register Address 29811 only

In the field for the sequence controller code 14 (continue) is default if the field contains a blank.

JZ Jump to address zero is normally used at the end of a task to wait for the next interrupt or event.


CJS pushes the next address on the stack file and jumps to the address presented in the label field of the pipeline register if the condition is fulfilled (subroutine call).

CRTN pop stack and jump to the address given by the stack (Return).

Example:

Jump to subroutine label L15 if sum of register 4 + register 5 = 0

```
*LLLL DEST FUNC DS B A BDB BSB CCLU L000000 SHFT CO CI TRUX S H H E B M
```




JMAP can be used to start another program the address of which is loaded into the mapping prom and selected by the online computer via a CAMAC command.

CJP Jump to the address given by the pipeline register.

Example:

```
Jump unconditionally to label 33
*LLLL DEST FUNC DS B A BDB BSB CCLU L000000 SHFT CO CI TRUX S H H E B M
```



PUSH The next address is pushed on to the stack and the loop counter is loaded with the complement of number of loops-2 from the pipeline register.


This command together with

RFCT repeat loop if counter is not equal to zero is used for loops.

Example:

Run the following instructions 8 times. The 10g must be reduced by two (=10g) and inverted (= -7) because the LS163 counter gives a carry at -1 (One's complement presentation) and the carry is pipelined by one level allowing an internal delay for the ripple carry in the three LS163 counters

```
*LLLL DEST FUNC DS B A BDB BSB CCLU L000000 SHFT CO CI TRUX S H H E B M
```




The following instructions are repeated 8 times

```
*LLLL DEST FUNC DS B A BDB BSB CCLU L000000 SHFT CO CI TRUX S H H E B M
```



Counter not equal zero

JSRP, JRP are two commands to branch to two different addresses in the next cycle. With the previous instruction the internal register R of the sequencer is loaded (mapping prom, pipeline register). The address of the next instruction is taken either from the internal R register or the pipeline register depending on the condition:







III.14 The test multiplexer field

Columns	56 - 59	
Bitpositions	14 - 18	
Code	Mnemonic	Test
0	TRUE	True
1	FALSE	False
2	-	-
3	-	-
4	AGEB	A > B
5	ALTB	A < B
6	ALEB	A ≥ B
7	AGTB	A > B
8	-	-
9	-	-
10	EVSP	Event not start
11	EVNT	Event start
12	XTRU	Camac X true
13	XNOT	Camac X not set
14	QTRU	Camac Q true
15	QNOT	Camac Q not set
16	DNTR	Camac data word not ready
17	DARD	Camac data word ready
18	POSI	Positiv sign
19	NEGA	Negativ sign
20	OVFN	No overflow
21	OVFL	Overflow
22	CALN	Low byte = 0
23	CALB	Low byte ≠ 0
24	CAHN	High byte = 0
25	CAHB	High byte ≠ 0
26	FNEZ	F ≠ 0
27	FEQZ	F = 0
28	CARN	Carry-out multiplexer inverted
29	CART	Carry-out multiplexer
30	CNEZ	Counter ≠ 0
31	CEQZ	Counter = 0

Bit 14 of the instruction is used to invert the information at the test input. The inputs to the test multiplexer are shown in Fig. 8. Event start can be used to start the processor with an external event flag: if the processor is in a dead loop waiting for it. CAMAC flags X, Q and the data word ready are cleared by the CAL read CAMAC data low instruction in the field for the source of the internal bus. Low byte is the wired 'OR' of the two least significant slices's F = 0, high byte of the two most significant slices.

Example:

Go to label 4 if register 4 = register 5

XLLLL DEST FUNC DS B R BDB BSB CCUU L00000 SHFT CO CI TMLX S W E B M

LRF SUBR AB 4 5 CJP L4 CL FEQZ

III.15 Memory select

Column	61	
Bitposition	57	
Code	Mnemonic	
0	blanc	Memory not selected
1	S	Memory select.

If MEM or MMS is given as destination or source for the internal bus the memory must be selected using S in column 61.

III.16 Memory write

Column	63	
Bitposition	58	
Code	Mnemonic	
0	blanc	Read flag
1	W	Write flag for memory

If MEM is given also the write flag W must be set.

III.17 CAMAC request

Column	65
Bitposition	55
CODE	Mnemonic
0	blanc
1	Host/Master CAMAC request to system crate

For requesting a Camac cycle from the system this bit must be set.

III.18 Error indicator

Column	67
Bitposition	54
Code	Mnemonic
0	blanc
1	Error, give LAM2

The error can be set if a CAMAC module does not give an X or Q response or if some parameters are wrong. A CAMAC LAM2 interrupt is produced.

III.19 Busy indicator

Column	69
Bitposition	56
Code	Mnemonic
0	Not busy
1	Busy
blanc	Always the last state busy/not busy is used

This bit is directly connected to the run light at the front panel of the processor.

III.20 Multiply bit

Column	71
Bitposition	19
Code	Mnemonic
0	blanc
1	M

No multiply  
Multiply

The multiply bit influences the ALU source field. If it is one AB or AQ will be replaced by ZB or ZQ depending on to 00 bit avoding an extra instruction for testing that bit and deciding to add register A or a zero.

Example: Multiply two numbers 583<sub>10</sub> \* 253<sub>10</sub>

```

1 0000 * HLLL DDDD FFFF SS B A BDB BSB CDU L000000 SHFT CO CI TRUX S H H E B H
2 0000 * * * * *
3 0000 * * * * *
4 0000 * * * * *
5 0000 * * * * *
6 0000 * * * * *
7 0000 * * * * *
8 0001 *
9 0002 *
10 0003 *
11 0004 *
12 0005 *
13 0006 *
14 0007 *
15 0008 *
16 0009 *
17 000A *
18 000B *
19 000C *
20 000D *
21 000E *
22 000F *
23 0010 *
24 0011 *
25 0012 *
26 0013 *
27 0014 *

```

THAT'S COMPLEMENT MULTIPLICATION  
REGISTER 0 CONTAINS THE MULTIPLIER  
REGISTER 1 THE MULTIPLICAND

LOAD REGISTERS 0 AND 1 R583  
LRF OR DZ 1 ALU FIP R253  
LRF MOVE MULTIPLIER TO Q REGISTER  
LQ CLEAR REGISTER 3 AND MOVE COMPL(15-2) INTO COUNTER  
LRF AND ZB 3  
LR0D ADD AL 31 ADD AND RCT L25 TIMES SRAL QL CNEZ M

OF THE MULTIPLIER'S END SHIFT (ON THE LAST CYCLE THE SIGN  
ADDITION IS THE RIGHT OPERATION TO GET A CORRECT  
THAT'S COMPLEMENT PRODUCT

LR0D SUBR AB 3 1 SRAL CH  
LRF MOVE ZB SIGNIFICANT PART OF PRODUCT TO REGISTER 2 M  
NOP OR ZB 3  
NOP OR ZB 2 JZ

Program flow

```

000001: 05107 170000 000015 000004 DATA BUS : 001107
000002: 034000 140000 000001 000000 DATA BUS : 000375
000003: 152004 011477 000016 000000 DATA BUS : 001100
000004: 152004 011477 000150 000000 DATA BUS : 000375
000005: 152004 011477 000150 000000 DATA BUS : 000272
000006: 152004 011477 000150 000000 DATA BUS : 000355
000007: 152004 011477 000150 000000 DATA BUS : 000150
000008: 152004 011477 000150 000000 DATA BUS : 000430
000009: 152004 011477 000150 000000 DATA BUS : 000430
000010: 152004 011477 000150 000000 DATA BUS : 000440
000011: 152004 011477 000150 000000 DATA BUS : 000220
000012: 152004 011477 000150 000000 DATA BUS : 000022
000013: 034000 131400 000019 000000 DATA BUS : 000044
000014: 034000 131400 000015 000000 DATA BUS : 040053
000015: 034000 131400 000005 000000 DATA BUS : 000002
000016: 000000 000000 000000 000000

```

Register 3 = 16427 = 16427  
Register 2 = 2\*65536 = 131072  
583 x 253 = 147499

IV. Developing programs on the microcomputer

After having built the processor and checked the hardware one needs tools to develop programs. First tests were performed using an exorcisor manufactured by Motorola which is equipped with one teletype and two floppy discs. The PROMs are replaced by the exorcisor's internal memory. The binary code is typed into the memory using an editor. The output and behaviour of the processor is checked with a logic analyser. This procedure is cumbersome because one has to type in binary code and whenever an instruction is inserted all addresses must be recalculated. Note that the program for reading pattern units, ADCs and TDCs is in our case 246 64-bit instructions long giving a total of 15744 bits so that the chance for errors increases. The advantages are that one can test the processor at design speed because the memory is fast enough and that one can produce PROMs with this machine.

It soon turned out that one needs an assembler and a medium size computer with lineprinter and discs to write and test programs. Therefore the exorcisor was replaced by the online computer and the PROMs were replaced by a PROM simulator. The simulator is connected to the PROM sockets in the microcomputer and contains an address register (10 bits wide), one data register (64 bits wide) and one connection to clock the processor. In this configuration the program is edited in a readable assembler format with comments on a known computer, relieving the user of the need to learn a new editor and operating system. Then the program is checked and translated by the assembler and printed on the lineprinter. The online computer then loads the first instruction into the prom simulator, produces one clock cycle and reads the next address from the address register. The microcode for this address is then loaded for the next cycle. In addition the online computer can read via CAMAC the information of the microprocessor's internal bus. The whole program flow can be printed on a lineprinter and checked. An example of program flow is given in Fig. 9. With this method it is possible to check the logic of a program but one cannot test the behaviour of the microprocessor under realtime conditions with design speed. The one-register promsimulator was therefore replaced by a simulator with a complete memory which can be loaded and controlled by the online computer in the same way as described above.

When the development of the program is finished, it can be run at full speed by using the internal clock of the microcomputer. If problems occur at this stage one can check the program addresses on the LEDs and easily modify the routines.

V. An example: Program to read pattern units, ADCs and TDCs

In the experiment we have to read out via Camac latches which are set by phototubes or meantimers. Some phototubes are connected to ADCs or TDCs or both. Therefore we define different groups of counters according to the different parts of the detector. For each group the number of members, number of ADCs and TDCs per member and the different Camac addresses are defined in a parameter list PARLIS.

The microprocessor is the first readout device which is started by the experiment computer after an event interrupt. It might be that the conversion of the ADCs and TDCs has not yet finished when the program is started. Therefore the pattern units are read out first in one block and stored into the memory (600 usec). The bit pattern is then tested together with the information of the parameter list and only those ADCs/TDCs which have a corresponding bit in the bit map are read.

The cycle time of the scanner is 200 nsec which is fast compared to the CAMAC read out time in a branch (~3 usec). To save time the CAMAC cycles and the computation of the next CAMAC addresses are overlapped.

CAMAC errors do not cause a hang up of the system. If a CAMAC ready signal does not appear within 5 usec the readout is ignored, a zero is stored into memory, the actual CAMAC address is copied into memory and the number of errors is increased. This allows the main computer to check the system and to warn the experimenter.

The program is 366(=246<sub>10</sub>) microinstructions long; the number of cycles and the read out time for a certain no. of bits set in each 24 bit word is:

All pattern units with 0 bits on (No ADCs, TDCs read)	No. of cycles readout
" " " " 6 " "	10234 2.1 "
" " " " 12 " "	17257 3.5 "
" " " " 16 " "	23833 4.8 "
" " " " 24 " "	30037 6.4 "

More details about this program are given in Apendix A.

#### VI. Outlook

The processor was produced in two versions by an outside company [6]:

- 1) Wire wrap version with wire wrapping on the same side as the ICs. The cycle time of this processor was 400 nsec and didn't run very reliably. Most problems came from bad contacts or wires broken at the wrap pins.
- 2) Layout version. After removing some layout errors this version runs with PROMs at a cycle time of 200 nsec. From time to time the program does not work correctly and overwrites the parameters. After checking the timing and replacing some chips by faster ones there are no more problems.

In future it might be useful to use two microprocessors to read out complete events. After an event has been read and digested by the first processor the gates can be opened for the following event to be read by the second processor while data are sent to the online computer from the first one.

If this device were to be built over again, the following modifications should be kept in mind:

1. The processor should also be able to write information to CAMAC.
2. It should have one or two autoincrement memory registers so that copying could be done with half the instructions.
3. The bits for memory select or write enable should not be part of the micro-instruction but should be decoded from the bus source or destination.
4. The processor's structure is copied from the structure of a bigger machine where several microinstructions are executed for one instruction in a fixed order. In our situation the whole program is written in microcode and the sequence of microinstructions should be variable. In the present processor it is not possible to load the next microcode address from the parameter memory to the sequencer or to load the hardware counter (74LS163) from the ALU. The Counter and the addresses register of the sequencer also should be connected to the internal bus.
5. The pipeline register for constants should be 16 bits long.

We would like to thank Dr. H.-J. Stuckenberg (DESY F56), Dr. B. Struck and H. Utschläger (Company Dr. B. Struck) for numerous and fruitful discussions. Special thanks are due to Mrs. E. Heil for her efforts with the manuscript.

#### References

- 1) TASSO Collaboration, R. Brandelik et al., Phys. Lett. 83B (1979) 261
- 2) A Modular CAMAC System Controller for the NORO-10 Computers using the GEC-Elliott System Crate Philosophy, J. P. Vanuxem CERN CAMAC Note 60-00, Nov. 1976
- 3) Advanced Micro Devices  
The Am 2900 Family, Data Book
- 4) Advanced Micro Devices  
Microprogramming Handbook
- 5) Advanced Micro Devices  
A Microprogrammed 16-Bit Computer
- 6) Company Dr. Bernd Struck, Dorfstraße 163, D2000 Tangstedt/Hamburg  
Tel. 04109/6252



Registers used by the program

- 0 Not used
- 1 No. of previous bit in the group. This register is used together with register 15 to compute the next CNA address for ADCs or TDCs.
- 2 Address register for data written into memory. The Camac wait and readout routine use this register to store data into memory.
- 3 Address register to read parameters from the memory
- 4 Contains the bit data word. This register is shifted to test for bits
- 5 Scratch register
- 6 Address register pointing to Camac CNA
- 7 Scratch register
- 8 Register indicates whether an ADC or TDC should be read out and if a Camac cycle is started
- 9 This register keeps the number of bits in the group
- A Number of shifts executed with register 4. This register is used to check if the next bitword should be used
- B Scratch register
- C Address register to pointers in ATDC bank
- E Not used
- F Counter inside the group

Appendix B

The monitor and test program

In this section we describe briefly the possibilities and commands of the program for loading and checking the microprocessor.  
 The program name is SIM-PROG and can be loaded by any user. It has the micro-program and a standard parameter set as default in a BLOCK DATA.

- READ-MIC Read microprogram from disc file. If no filename is given, the previous file name will be used.
- READ-PAR Read parameter list PARLIS from disc
- INITCAM Initialize the microprocessor. The parameters and the microprogram are loaded into memory. The processor is set to wait.
- START The processor is started. If it is connected to the internal clock the microprogram is executed
- RESETMEC Resets the microprocessor to zero address. This command is executed only if the processor is running with it's own clock. Otherwise you have to execute one cycle by pressing the return button
- READ-ADR Reads the actual address of the microprocessor. With this command one can check whether the processor has finished. It can be given if the processor is running or waiting
- TEST-LAM PERMAVEN Test LAM1 or LAM2 interrupts  
 The processor is started. After 40 msec it is reset, LAMs are cleared and then started again
- The following commands are useful for program developing. The processor is clocked externally under program control.
- RUN-MEC Gives one clock signal after another to processor and reads the micro code address. If this address is equal to the breakpoint no more pulses are generated, and the last address and no. of cycles are printed
- BREAKPNT Set an octal address to finish the running of the processor
- LOOP For a given number of loops one clock pulse is generated after another. At each cycle the address, the microcode and information of the internal bus is printed

CONTINUE (Return) Generates one clock cycle, reads the next address and the internal bus

RAMCAMAC Set the CAMAC address for the RAM-prom-simulator

MECCAMAC Set the CAMAC address for the MEC-prom-simulator

READ-MEM Read the parameter and data memory of the processor from lower to upper address and print the information

WRITEMEM Write test data into the memory

READ-RAM Read the loaded microcode from the promsimulator

UPDATMIC Change microcode in octal format without using the assembler. If only some bits or addresses need to be replaced this command can be used. It asks for the octal line number, prints out the old contents and reads in octal format the updated information. Afterwords an INIT must be given to load the processor with the updated code

UPDATPAR Change parameter list PARLIS. First one can change the number of groups and then edit each line. If the line number is zero this task returns. An INIT must be given afterwards

LIST-MIC Prints the microprogram in binary format

LIST-PAR " parameters PARLIS

PROTOCOL One can change the output file with this command to LINE-PRINTER or TERMINAL

MEM-HEC A pattern is loaded into the processor's memory and verified

MEM-RAM The prom-simulator's memory is checked

OUTBLOCK A FORTRAN BLOCK DATA program with the microcode in DATA statements is generated

OUTPARDA The parameters are written to a direct access file.

Appendix C

We describe in this chapter the circuit diagrams and the hardware realization of the following three devices:

1. Microprocessor
2. PROM simulator with single register
3. PROM simulator with complete memory

The CAMAC instructions for all three devices are summarized in Table C1.

C1 MEC Microcomputer

The MEC microcomputer is a two slot wide CAMAC module which resides inside the Fisher/BEC-Elliott system crate. Apart from the standard CAMAC connections and the arbitration highway it has one Lemo input to indicate an event and another one to clear the device. Fig. C.1 shows the photograph of the processor equipped with PROMs. For program development and testing the PROMs can be replaced by a PROM simulator via cables.

On one board we have the arithmetic and logic unit ALU (Fig. C.2), the sequencer with test multiplexer and hardware counter (Fig. C.3) and the PROMs (Fig. C.4). This board is connected via 4 flat cables to the memory part: Fig. C.5 shows the memory for parameters and data which can be accessed by the processor or via CAMAC. Part of this board is the CAMAC standard decoder (Fig. C.6). The bus management for the arbitration highway, the CAMAC data register and the circuits for the CAMAC functions are presented in Fig. C.7. The arrangement of the electrical parts on both plates can be seen in Fig. C.8 and C.9.

C2 PROM simulator with single register

This module is three CAMAC slots wide with sockets on the front for the PROMs. Using this module the online computer reads the PROM address, transfers a microinstruction to the registers and generates one clock cycle. Because the timing in this nearly static mode is not critical the cables between this simulator and the processor can be long (~1 m). Fig. C.10 shows the circuit diagram of this simple device.

C3. The PROM simulator with full memory

This PROM simulator is a single slot wide unit and contains a 1K/64 bit word memory which can be accessed by the microprocessor via short (20 cm) cables replacing the PROMs. Short cables are necessary because the processor should run with this memory also at full speed (200 nsec cycle time). If a microprocessor with more than 64 bits/word is tested one can use two PROM simulators in parallel. A photograph of the simulator together with the cables is shown in Fig. C.11 and a circuit diagram in Fig. C.12. Memory chips are available over a wide speed range from 70 nsec to 450 nsec. Seen from the online computer the memory is organized as 4K/16 bit word and is addressed via a counter so that DMA transfers can be used. A LEIM0 connector can be used to clock the microprocessor. The address of the microprocessor is displayed on LEDs and readable via CAMAC. The arrangement of the electronic circuits can be seen in Fig. C.13 and the no. of pieces needed to build the simulator in Table C2.

Table 1: Components in the TASSO experiment and their readout electronics

Component	Readout electronics
1) 4 Beam pipe counters with a phototube at each end	8 Pattern units 8 ADCs 8 TDCs
2) Proportional chamber with 4 layers of anode wires (4 x 480 = 1920 anodes) and 8 layers of cathode strips (8 x 120 = 960 cathode strips)	2880 wire addresses
3) Drift chamber with 15 layers with 72 to 240 wires	2340 drift chamber TDCs
4) 48 inner time-of-flight counters with a phototube at each end and one mean timer	144 Pattern units 96 ADCs 96 TDCs
5) 24 endcap time-of-flight counters	48 Pattern units 48 ADCs 48 TDCs
6) 8 barrel liquid Argon submodules with 156 big towers, 636 small towers, 504 z-strips, 72 $\psi$ -strips, (1368 x 8 = 10944 channels)	10944 ADCs
7) 2 liquid Argon endcaps with 216 big towers, 864 small towers, 288 $\psi$ -strips, 522 R-strips (1890 x 2 = 3780 channels)	3780 ADCs
8) 4 planar drift chambers (128 + 32 wires)	640 drift chamber TDCs
9) 2 Čerenkov counters (Aerogel: 192 channels, CO <sub>2</sub> : 64 channels, Freon: 64 channels)	320 ADCs (LRS2280)
10) 2 x 48 hadron arm time-of-flight counters with one phototube on each end and one meantimer	240 Pattern units 192 ADCs (LRS2280) 192 TDCs
11) 2 x 80 shower counters	160 ADCs (LRS2280)
12) Muon chambers (720 + 720 + 336 x 4 + 480 x 2)	3744 addresses
13) 2 x 16 scintillation counters forward detector	32 Pattern units
14) 4 forward detector proportional chambers with 384 channels	1536 addresses
15) Leadglass blocks forward detector	96 Pattern units 96 ADCs

Table 2: Format of an event after formatting in the online computer

Bankname	Contents
'EVENT'	Indicates an event. Run number, day, time ....
'PROP'	Information of the cylindrical proportional chamber
'DRFK'	Driftchamber information (cylindrical and plane chamber)
'PRFO'	Forward detector proportional chamber
'MUON'	Muon chamber information
'BITS'	Pattern units from TOFs, Forward detector, ....
'ATDC'	ADCs and TDCs
'ADCN'	Northarm LRS2280 ADCs
'ADCS'	Southarm LRS2280 ADCs
'LIAR'	Barrel liquid argon
'LIAE'	Endcap liquid argon
'CAMC'	Counter and timing information
'LUMI'	Luminosity monitor

Table 3: Example for a typical bank

Word	Contents
-6	'AT'
-5	'DC'
-4	0
-3	1
-2	0
-1	0
+0	0
1	Length of the bank in 32 bit words
2	No. of double reals
3	No. of 32 bit integers
4	No. of characters
5	No. of 16 bit integers
6	0
7	No. of words read
8	No. of groups
9	Pointer to first group
10	Pointer to second group
...	
41	Pointer to last group
42	Pointer to end of data + 1
43	Member no. inside group
44	ADC
45	TDC
46	Member no. inside group
47	ADC
48	TDC
...	




Table 4: Table of bits in the microinstruction word

Bit no.	Contents
0	Label field for addresses in loops, subroutine calls or for constants used by the program
10	Field for instructions of the sequencer CCU. These bits are connected to the AM2911 which is connected to the AM2911, the counter and test multiplexer
14	The bit inverts the information of the test multiplexer
15	This field selects the condition in the test multiplexer like A ≥ B, 'true', CAMAC Q, Data ready, F = 0, Carry, ...
19	Multiply bit to control the ALU function in multiply operations
20	Address of A register for the ALU
23	Address of B register for the ALU
24	Field for the ALU source. A-register, B-register, Q-register, Data, 'logical zero'
27	Field for the ALU operation like add, subtract, and, or, exclusive or
28	Destination of the ALU result Data can be stored into the register file and into the Q-register. Before storing them they can be shifted
30	Multiplexer of carry in. This may be high, low, the carry and carry
31	Multiplexer for carry out. The output of this multiplexer can be tested or shifted to the ALU. The inputs are high, last carry, low, bit 0 of Q-register, the sign bit, ...
33	Shift control bits. These bits are connected to the shift multiplexer S1...S6 in Fig. 6
34	These bits control the sources of the internal bus (ALU, Memory, Camac data register)
36	Destination of the internal bus (ALU, Memory, Camac command register)
38	Error bit to signal a LAM2
39	Bit indicating a request to the system crate
41	Busy bit
42	Memory select bit if data are transferred to or from memory
47	Write enable bit to write data to memory
48	Not used.
50	
51	
53	
54	
55	
56	
57	
58	
59	
63	




Fig. 1 Side view of the TASSO experiment. Positrons are coming from the left, electrons from the right. The interaction region is surrounded by proportional chambers, a drift chamber and time-of-flight counters. Outside the coil are liquid Argon shower counters. The forward detector is used for luminosity measurement and electron detection for  $\gamma\gamma$  physics.

Mnemonic	OCTAL	Mnemonic		AQ	AB	ZQ	ZB	ZA	DA	DQ	DZ
		1210	OCTAL	0	1	2	3	4	5	6	7
	1	ALU Source		A, Q	A, B	O, Q	O, B	O, A	D, A	D, Q	D, O
	2	ALU Function		A+Q	A+B	Q	B	A	D+A	D+Q	D
ADD	0	R Plus S C <sub>n</sub> = L C <sub>n</sub> = H		A+Q+1	A+B+1	Q+1	B+1	A+1	D+A+1	D+Q+1	D+1
SUBR	1	S Minus R C <sub>n</sub> = L C <sub>n</sub> = H		Q-A	B-A	Q-1	B-1	A-1	A-D	Q-D-1	-D-1
SUBS	2	R Minus S C <sub>n</sub> = L C <sub>n</sub> = H		A-Q	A-B	-Q-1	-B-1	-A-1	D-A-1	D-Q-1	D-1
OR	3	R OR S		A ∨ Q	A ∨ B	Q	B	A	D ∨ A	D ∨ Q	D
AND	4	R AND S		A ∧ Q	A ∧ B	0	0	0	D ∧ A	D ∧ Q	0
NOTR	5	R AND S		$\bar{A} \wedge Q$	$\bar{A} \wedge B$	Q	B	A	$\bar{D} \wedge A$	$\bar{D} \wedge Q$	0
EXOR	6	R EX-OR S		A ∨ Q	A ∨ B	Q	B	A	D ∨ A	D ∨ Q	D
EXNO	7	R EXNORS		$\bar{A} \vee Q$	$\bar{A} \vee B$	$\bar{Q}$	$\bar{B}$	$\bar{A}$	$\bar{D} \vee A$	$\bar{D} \vee Q$	$\bar{D}$

+ = Plus, - = Minus, ∨ = OR, ∧ = AND, ∨ = EX-OR  
 Source Operand and ALU Function Matrix.

### MICROPROCESSOR SLICE BLOCK DIAGRAM




Fig. 5 Arithmetic and logical unit.

### AM 2911 MICROPROGRAM SEQUENCER BLOCK DIAGRAM




Fig. 7 The next address in the microprogram may be taken from the pipeline register (external address), the stack or the internal counter.

### Shift/Rotate in the Microprocessor




Fig. 6 Shift/rotate wiring in the microprocessor. The contents of the most or least significant bit in the registers depend on the selectors steered by the microcode bits 50-55.






Fig. 4 Bus organisation in the microprocessor. Data can be moved from different sources (pipeline register, data memory, ALU, CAMAC) to various destinations (ALU, memory, address and CAMAC command registers).









CAMAC commands for the processor

A2 F26	Set processor to wait
A2 F24	Reset wait and start processor
A2 F0	Read data/parameters from memory and increment address register
A2 F16	Write address into memory address register
A2 F17	Write data into memory and increment address register
A4+A5 F8	Reading/writing to memory is possible only in wait state
A4+A5 F10	Test LAM1, LAM2
A4+A5 F11	Clear LAM1, LAM2
A4+A5 F24	Disable LAM1, LAM2
A4+A5 F26	Enable LAM1, LAM2
A6 F1	Read microprogram address
A7 F1	Read the internal bus
A9 F0	Read error register (Error, address error, 1, busy)

CAMAC commands for single word PROM-simulator

A0 F0	Read Microprogram address
A0 F16	Write Microprogram address
A1 F16	Write Microprogramm instruction bits 0 - 15
A2 F16	" " " 16 - 31
A2 F16	" " " 32 - 47
A3 F16	" " " 48 - 63
A4 F16	Generate Clock Cycle
A5 F16	Reset Microprocessor

CAMAC single word commands for the PROM-simulator with full memory

A0 F0	Read data and increment address register
A0 F16	Write data and increment address register
A0 F17	Write address to address register
A0 F24	Disable CAMAC transfer/Enable microprocessor access
A0 F25	Perform one clock cycle for microprocessor
A0 F26	Enable CAMAC transfer/Disable microprocessor address

Table C1. CAMAC instructions

1	24 pin Socket
10	14 pin "
5	16 pin "
16	18 pin "
21	20 pin "
5	16 pin "Rundkontakt" socket
1	Lemo socket
16	4045, 2114 or 2148 Memory ICs
2	LS 244
10	S 240
9	LS 240
3	LS 05
4	LS 08
2	LS 32
3	LS 191
2	LS 138
1	LS 154
1	LS 74
11	LED CQY65 (Layer No. 19/011)
2	330 Widerstandsnetzwerke single in line
1	1kΩ
5	1kΩ
1	68 pF
1	39Ω
1	220 nF
6	22 μF Tantal Kondensatoren
10	10 μF Tantal Kondensatoren
34	10 μF Keramik Kondensatoren
7	Breitbanddrossel Valvo
2	Dioden MRS10

Table C2: No. of peaces needed for the PROM simulator






Fig. C1 Layout of the MEC processor.









Formel Nr. 11

- Verbindg. z. CAMAC-Teil
- AUGAT-Stecker
- Verbindg. Blatt 1 / Blatt 2

Made in Germany	Hersteller	MEC
DM 7168	Teil-Nr.	7168
DR. B. STRUCK	Entwickler	DR. B. STRUCK
2000 Erlangen / FRG	Standort	2000 Erlangen / FRG
Zuschlagnummer	Zeichnungsnummer	
Blatt	von	2 von 2








Fig. C8 Layout of MEC memory

1 - 14 16 - 29 31 - 45 46 - 60 61 - 74 76 - 89 91 - 104 110 121 - 135 136 - 150

10nF  
 10nF

C1 - C10 4,7uF/6,3V

C11 100pF

C12 82pF

R1 1K  
 R2 4,7K  
 R3 470  
 RL 1K  
 R5 - R7 1K  
 R8 560  
 R9 270  
 R10 560  
 R11 1K  
 R12 1K

Mater. ohne Toleranzangabe		Hilfszahl	
DIN 7169		Ebenennung	
Datum	14.02.80	Zachnungsnummer	
Gepr.	HH	E3.1	
MEC - SPEICHER			
DR. B. STRUCK		Zachnungsnummer	
2000 Tangstedt, HH		E3.1	
Zust.	Arbeitszug	Gepr.	HH










Fig. C12 PROM simulator with full memory. The PROM's of the processor are replaced via cables by this module. The address of the processor is indicated by LEDs.




Fig. C13 ICs on microprogram memory 2790/1 (PROM simulator)